article

Free access

Code generation for streaming: an access/execute mechanism

Authors:

Manuel E. Benitez,

Jack W. DavidsonAuthors Info & Claims

ACM SIGPLAN Notices, Volume 26, Issue 4

Pages 132 - 141

https://doi.org/10.1145/106973.106987

Published: 01 April 1991 Publication History

PDF eReader

References

[1]

WE DSP32 Digital Signal Processor Information Manual, AT&T Documentation Management Organization, 1988.

Google Scholar

[2]

M.E. Benitez and J. W. Davidson, A Portable Global Optimizer and Linker, Proceedings of the SIGPLAN Notices '88 Symposium on Programming Language Design and Implementation, Atlanta, GA, June 1988, 329-338.

Digital Library

Google Scholar

[3]

A.V. Aho, R. Sethi and J. D. Ullman, Compilers Principles, Techniques, and Tools, Addison-Wesley, Reading, MA, 1986.

Digital Library

Google Scholar

[4]

M. Auslander and M. Hopkins, An Overview of the PL.8 Compiler, Proceedings of the SIGPLAN Notices '82 Symposium on Compiler Construction, Boston, MA, June 1982, 22-31.

Digital Library

Google Scholar

[5]

J.R. Goodman, J. Hsieh, K. Kiou, A. R. Pleszkun, P. B. Schechter and H. C. Young, PIPE: A VLSI Decoupled Architecture, Proceedings of the 12th International Symposium on Computer Architecture, Boston, MA, June 1985, 20-27.

Digital Library

Google Scholar

[6]

J.L. Hennessy and D. A. Patterson, Computer Architecture A Quantitative Approach, Morgan Kaufmann, San Mateo, CA, 1990.

Digital Library

Google Scholar

[7]

i860 64-Bit Microprocessor Hardware Reference Manual, Intel Corporation, Santa Clara, CA, 1989.

Google Scholar

[8]

D.E. Knuth, Fundamental Algorithms, Addison- Wesley, Reading, MA, 1973.

Google Scholar

[9]

R.R. Oehler and R. D. Groves, IBM RISC System/ 6000 Processor Architecture, IBM Journal of Research and Development 34,1 (January 1990), 23- 36.

Digital Library

Google Scholar

[10]

G. Radin, The 801 Minicomputer, Proceedings of the Symposium on Architectural Support for Programming Languages and Operating Systems, Palo Alto, CA, March 1982, 39-47.

Digital Library

Google Scholar

[11]

J. E. Smith, Decoupled Access/Execute Architectures, ACM Transactions on Computer Systems 2,4 (November 1984), 289-308.

Digital Library

Google Scholar

[12]

J.E. Smith, G. E. Dermer, B. D. Vanderwarn, S. D. Klinger, C. M. Roszewski, D. L. Fowler, K. R. Scidmore and J. P. Laudon, The ZS-1 Central Processor, Proceedings of the Second International Conference on Architectural Support for Programming Languages and Operating System.r, Palo Alto, CA, October 1987, 199- 204.

Crossref

Google Scholar

[13]

W. Wulf, R. K. Johnsson, C. B. Weinstock, S. O. Hobbs and C. M. Geschke, The Design of an Optimizing Compiler, American Elsevier, New York, NY, 1975.

Digital Library

Google Scholar

[14]

W.A. Wulf, The WM Computer Architecture, Computer Architecture News 16,1 (March 1988), 70- 84.

Digital Library

Google Scholar

[15]

W. A. Wulf, The WM Computer Architectures: Principles of Operation, TR90-02, University of Virginia, January 1990.

Digital Library

Google Scholar

[16]

W.A. Wulf and C. Hitchcock, The WM Family of Computer Architectures, TR90-05, University of Virginia, March 1990.

Digital Library

Google Scholar

Cited By

View all

Davidson JFraser C(2004)Automatic generation of peephole optimizationsACM SIGPLAN Notices10.1145/989393.98940739:4(104-111)Online publication date: 1-Apr-2004
https://dl.acm.org/doi/10.1145/989393.989407
Ottoni GRangan RStoler AAugust D(2005)Automatic Thread Extraction with Decoupled Software PipeliningProceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO.2005.13(105-118)Online publication date: 12-Nov-2005
https://dl.acm.org/doi/10.1109/MICRO.2005.13
McKee SWulf WLandon T(2005)Bounds on memory bandwidth in streamed computationsEURO-PAR '95 Parallel Processing10.1007/BFb0020457(83-99)Online publication date: 9-Jun-2005
https://doi.org/10.1007/BFb0020457
Show More Cited By

Index Terms

Code generation for streaming: an access/execute mechanism
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
      1. Very long instruction word
    2. Serial architectures
      1. Complex instruction set computing
      2. Reduced instruction set computing
2. Software and its engineering
  1. Software notations and tools
    1. Compilers
      1. Source code generation

Recommendations

Routine run-time code generation
OOPSLA '03: Companion of the 18th annual ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications

Run-time code generation (RTCG) would be used routinely if application programmers had a facility with which they could easily create their own run-time code generators, because it would offer benefits both in terms of the efficiency of the code that ...
Routine run-time code generation

Run-time code generation (RTCG) would be used routinely if application programmers had a facility with which they could easily create their own run-time code generators, because it would offer benefits both in terms of the efficiency of the code that ...
Code generation for streaming: an access/execute mechanism
Proceedings of the 4th international conference on architectural support for programming languages and operating systems

Comments

Information & Contributors

Information

Published In

ACM SIGPLAN Notices Volume 26, Issue 4

Special issue of a journal and a proceedings

Apr. 1991

305 pages

ISSN:0362-1340

EISSN:1558-1160

DOI:10.1145/106973

Editor:
David A. Patterson
Univ. of California, Berkeley

Issue’s Table of Contents

ASPLOS IV: Proceedings of the fourth international conference on Architectural support for programming languages and operating systems
April 1991
320 pages
ISBN:0897913809
DOI:10.1145/106972
Chairman:
David A. Patterson
Univ. of California, Berkeley
,
General Chair:
Bob Rau

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 April 1991

Published in SIGPLAN Volume 26, Issue 4

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

40
Total Citations
View Citations
564
Total Downloads

Downloads (Last 12 months)73
Downloads (Last 6 weeks)16

Reflects downloads up to 27 Jul 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Davidson JFraser C(2004)Automatic generation of peephole optimizationsACM SIGPLAN Notices10.1145/989393.98940739:4(104-111)Online publication date: 1-Apr-2004
https://dl.acm.org/doi/10.1145/989393.989407
Ottoni GRangan RStoler AAugust D(2005)Automatic Thread Extraction with Decoupled Software PipeliningProceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO.2005.13(105-118)Online publication date: 12-Nov-2005
https://dl.acm.org/doi/10.1109/MICRO.2005.13
McKee SWulf WLandon T(2005)Bounds on memory bandwidth in streamed computationsEURO-PAR '95 Parallel Processing10.1007/BFb0020457(83-99)Online publication date: 9-Jun-2005
https://doi.org/10.1007/BFb0020457
Pineo PSoffa M(2005)A practical approach to the symbolic debugging of parallelized codeCompiler Construction10.1007/3-540-57877-3_23(339-356)Online publication date: 30-May-2005
https://doi.org/10.1007/3-540-57877-3_23
Benitez MDavidson J(2005)The advantages of machine-dependent global optimizationProgramming Languages and System Architectures10.1007/3-540-57840-4_27(105-124)Online publication date: 31-May-2005
https://doi.org/10.1007/3-540-57840-4_27
Karl W(2005)Some design aspects for VLIW architectures exploiting fine-grained parallelismPARLE '93 Parallel Architectures and Languages Europe10.1007/3-540-56891-3_47(582-599)Online publication date: 27-May-2005
https://doi.org/10.1007/3-540-56891-3_47
Duesterwald EGupta RSoffa M(2005)Register pipelining: An integrated approach to register allocation for scalar and subscripted variablesCompiler Construction10.1007/3-540-55984-1_18(192-206)Online publication date: 1-Jun-2005
https://doi.org/10.1007/3-540-55984-1_18
Mallik AWildrick MMemik GJoshi RChoi KTiwari VRoy K(2004)Design and implementation of correlating cachesProceedings of the 2004 international symposium on Low power electronics and design10.1145/1013235.1013255(58-61)Online publication date: 9-Aug-2004
https://dl.acm.org/doi/10.1145/1013235.1013255
Mohan TSupinski BMcKee SMueller FYoo ASchulz MMcGraw J(2003)Identifying and Exploiting Spatial Regularity in Data Memory ReferencesProceedings of the 2003 ACM/IEEE conference on Supercomputing10.1145/1048935.1050199Online publication date: 15-Nov-2003
https://dl.acm.org/doi/10.1145/1048935.1050199
Memik GMangione-Smith WBhattacharyya SMudge TWolf WJerraya A(2002)Increasing power efficiency of multi-core network processors through data filteringProceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems10.1145/581630.581647(108-116)Online publication date: 8-Oct-2002
https://dl.acm.org/doi/10.1145/581630.581647
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

References

Cited By

Index Terms

Recommendations

Routine run-time code generation

Routine run-time code generation