Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/1117201.1117254acmconferencesArticle/Chapter ViewAbstractPublication PagesfpgaConference Proceedingsconference-collections
Article

FPGA based RAID 6 hardware accelerator

Published: 22 February 2006 Publication History
  • Get Citation Alerts
  • Abstract

    Hard disk storage capacity has continued to rise whilst at the same time the cost per megabyte continues to fall. This, combined with increased usage of digital storage for documents, photography and video for both home and business use has led to increased need for reliable data storage system. Redundant arrays of inexpensive disks (RAID) have proven to offer the best characteristics for reliable storage. However, to date RAID based systems have been limited by their support for only single disk erasure tolerance.This paper introduces an efficient hardware RAID 6 controller on an FPGA capable offering support for uninterrupted access during double disk erasures and recovery.

    Cited By

    View all
    • (2011)Performance-Power Design Space Exploration in a Hybrid Computing Platform Suitable for Mobile ApplicationsProceedings of the 2011 International Symposium on Electronic System Design10.1109/ISED.2011.55(140-145)Online publication date: 19-Dec-2011
    • (2007)FPGA-accelerated deletion-tolerant coding for reliable distributed storageProceedings of the 20th international conference on Architecture of computing systems10.5555/1763274.1763276(14-27)Online publication date: 12-Mar-2007

    Index Terms

    1. FPGA based RAID 6 hardware accelerator

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      FPGA '06: Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays
      February 2006
      248 pages
      ISBN:1595932925
      DOI:10.1145/1117201
      • General Chair:
      • Steve Wilton,
      • Program Chair:
      • André DeHon
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Sponsors

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 22 February 2006

      Permissions

      Request permissions for this article.

      Check for updates

      Qualifiers

      • Article

      Conference

      FPGA06
      Sponsor:

      Acceptance Rates

      Overall Acceptance Rate 125 of 627 submissions, 20%

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)0
      • Downloads (Last 6 weeks)0

      Other Metrics

      Citations

      Cited By

      View all
      • (2011)Performance-Power Design Space Exploration in a Hybrid Computing Platform Suitable for Mobile ApplicationsProceedings of the 2011 International Symposium on Electronic System Design10.1109/ISED.2011.55(140-145)Online publication date: 19-Dec-2011
      • (2007)FPGA-accelerated deletion-tolerant coding for reliable distributed storageProceedings of the 20th international conference on Architecture of computing systems10.5555/1763274.1763276(14-27)Online publication date: 12-Mar-2007

      View Options

      Get Access

      Login options

      View options

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media