Article

A high-performance platform-based SoC for information security

Authors:

Min Wu,

Xiaoyang Zeng,

Jun Han,

Yongyi Wu,

Yibo FanAuthors Info & Claims

ASP-DAC '06: Proceedings of the 2006 Asia and South Pacific Design Automation Conference

Pages 122 - 123

https://doi.org/10.1145/1118299.1118337

Published: 24 January 2006 Publication History

Get Access

Abstract

A platform-based SoC named as Firebird is presented in this paper, which is used for the applications of information security. Several design aspects, which includes the embedded 32-bit RISC CPU and AMBA controller, the reconfigurable and scalable public-key crypto-coprocessor, high-performance TRNG and several low-power schemes, make Firebird very efficient for the client-end applications of information security. Also the test results of this prototype chip indicate that Firebird can work with all these features efficiently, and has some obvious advantages over other designs in the literatures.

References

[1]

W. Kim, S. Kim, et al., A Platform-Based SoC Design of a 32-Bit Smart Card, ETRI Journal, Vol.25, No.6, Dec. 2003, PP.510--516.

Crossref

Google Scholar

[2]

Q. Liu, F. Ma, D. Tong, et al., A regular Parallel RSA Processor, IEEE MWSCAS 2004, July 25-July 28, 2004, Japan, PP. III467--III470.

Google Scholar

[3]

J.H Hong, C. W Wu, Cellular array modular multiplier for the RSA Public-key cryptosystem based on modified Booth's algorithm. IEEE Trans. VLSI Systems, No1. 11, No.3, 2002, PP.474--484.

Digital Library

Google Scholar

[4]

M-C. Sun, C-P. Su, et al., Design of a scalable RSA and ECC Crypto-processor, in Proc. ASP-DAC, Kitakyushu, Jan. 2003, PP. 495--498.

Digital Library

Google Scholar

[5]

A. Satoh, Y. Kobayashi, et al., A high-speed small RSA encryption LSI with low power dissipation, in Proc. 1st Int. Information Security Workshop (ISW'97), Sept. 1997, Japan, PP. 174--187.

Digital Library

Google Scholar

[6]

A. Vandemeulebroecke, et al., A Single-chip 1024-bits RSA processor, in Proc. Advances in Cryptology (EUROCRYPT'89), Belgium, PP.219--236.

Digital Library

Google Scholar

Cited By

View all

Plos TFeldhofer M(2011)Hardware Implementation of a Flexible Tag Platform for Passive RFID DevicesProceedings of the 2011 14th Euromicro Conference on Digital System Design10.1109/DSD.2011.43(293-300)Online publication date: 31-Aug-2011
https://dl.acm.org/doi/10.1109/DSD.2011.43
Laue R(2010)Efficient and Flexible Co-processor for Server-Based Public Key Cryptography ApplicationsDesign Methodologies for Secure Embedded Systems10.1007/978-3-642-16767-6_7(129-149)Online publication date: 2010
https://doi.org/10.1007/978-3-642-16767-6_7
Lu RHan JZeng XLi QMai LZhao JKyung CChoi KHa S(2008)A low-cost cryptographic processor for security embedded systemProceedings of the 2008 Asia and South Pacific Design Automation Conference10.5555/1356802.1356834(113-114)Online publication date: 21-Jan-2008
https://dl.acm.org/doi/10.5555/1356802.1356834
Show More Cited By

Index Terms

Recommendations

The RecoBlock SoC platform: a flexible array of reusable run-time-reconfigurable IP-blocks
DATE '13: Proceedings of the Conference on Design, Automation and Test in Europe

Run-time reconfigurable (RTR) FPGAs combine the flexibility of software with the high efficiency of hardware. Still, their potential cannot be fully exploited due to increased complexity of the design process. Consequently, to enable an efficient design ...
A network security processor design based on an integrated SOC design and test platform
DAC '06: Proceedings of the 43rd annual Design Automation Conference

In this paper we present a generic Network Security Processor (NSP) design suitable for a wide range of security related protocols in wired or wireless network applications.Following the platform-based design methodology, we develop four specific ...
Reconfigurable hardware for high-security/high-performance embedded systems: the SAFES perspective

Embedded systems present significant security challenges due to their limited resources and power constraints. This paper focuses on the issues of building secure embedded systems on reconfigurable hardware and proposes a security architecture for ...

Comments

Information & Contributors

Information

Published In

ASP-DAC '06: Proceedings of the 2006 Asia and South Pacific Design Automation Conference

January 2006

998 pages

ISBN:0780394518

General Chair:
Fumiyasu Hirose
Cadence Design Systems, Japan

Publisher

IEEE Press

Publication History

Published: 24 January 2006

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Sponsor:
sigda

30th Asia and South Pacific Design Automation Conference

January 20 - 23, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
198
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)1

Reflects downloads up to 25 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Plos TFeldhofer M(2011)Hardware Implementation of a Flexible Tag Platform for Passive RFID DevicesProceedings of the 2011 14th Euromicro Conference on Digital System Design10.1109/DSD.2011.43(293-300)Online publication date: 31-Aug-2011
https://dl.acm.org/doi/10.1109/DSD.2011.43
Laue R(2010)Efficient and Flexible Co-processor for Server-Based Public Key Cryptography ApplicationsDesign Methodologies for Secure Embedded Systems10.1007/978-3-642-16767-6_7(129-149)Online publication date: 2010
https://doi.org/10.1007/978-3-642-16767-6_7
Lu RHan JZeng XLi QMai LZhao JKyung CChoi KHa S(2008)A low-cost cryptographic processor for security embedded systemProceedings of the 2008 Asia and South Pacific Design Automation Conference10.5555/1356802.1356834(113-114)Online publication date: 21-Jan-2008
https://dl.acm.org/doi/10.5555/1356802.1356834
Laue RMolter HRieder FHuss SSaxena K(2008)A Novel Multiple Core Co-processor Architecture for Efficient Server-Based Public Key Cryptographic ApplicationsProceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI10.1109/ISVLSI.2008.9(87-92)Online publication date: 7-Apr-2008
https://dl.acm.org/doi/10.1109/ISVLSI.2008.9
Ahmadinia AAhmad BArslan T(2008)Communication Centric Modelling of System on Chip Devices Targeting Multi-standard Telecommunication ApplicationsProceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI10.1109/ISVLSI.2008.55(209-214)Online publication date: 7-Apr-2008
https://dl.acm.org/doi/10.1109/ISVLSI.2008.55

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

The RecoBlock SoC platform: a flexible array of reusable run-time-reconfigurable IP-blocks

A network security processor design based on an integrated SOC design and test platform

Reconfigurable hardware for high-security/high-performance embedded systems: the SAFES perspective

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Index Terms

Recommendations

The RecoBlock SoC platform: a flexible array of reusable run-time-reconfigurable IP-blocks

A network security processor design based on an integrated SOC design and test platform

Reconfigurable hardware for high-security/high-performance embedded systems: the SAFES perspective

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations