Performance verification of high-performance ASICs using at-speed structural test
Authors: 
Vikram Iyengar, Mark Johnson, Theo Anemikos, Bob Bassett, Mike Degregorio, Rudy Farmer, Gary Grise, Phil Stevens, Mark Taylor, Frank WoytowichAuthors Info & Claims
Vikram Iyengar, Mark Johnson, Theo Anemikos, Bob Bassett, Mike Degregorio, Rudy Farmer, Gary Grise, Phil Stevens, Mark Taylor, Frank WoytowichAuthors Info & ClaimsPages 247 - 252
Abstract
Performance verification is becoming critical to high performance ASICs manufacturing. Performance verification ensures that only those ASICs whose performance is higher than an advertized threshold are shipped to demanding customers. This provides a means to weed out nominal performance ASICs, and also ship ASICs at difference grades. However, performance verification based on functional test requires high-functionality testers that can supply multiple asynchronous clocks. Additionally, functional test requires expensive testers that can operate at the speed of the fastest clock domain on the ASIC. As an alternative, at-speed structural test can provide performance verification capability at very low cost. However, existing structural test methods are inadequate because they are unable to supply sufficiently-varied functional clock sequences to test complex sequential logic. Moreover, they require tight restrictions on the circuit design. In this paper, we present a scalable and flexible structural test method for performance verification of GH-speed ASICs. The proposed method requires no tight restrictions on the circuit design. Moreover, low-cost testers are used, thus sharply reducing test cost.
References
[1]
ASICs Test Methodology. IBM Microelectronics. Essex Junction, VT 05452.
[2]
B. Bailey et al. Test methodology for Motorola's high-performance e500 core based on PowerPC instruction set architecture. Proc. Int. Test Conf., pp. 574--583, 2002.
[3]
D. Belete et al. Use of DFT techniques in speed grading a 1 GHz+ microprocessor. Proc. Int. Test Conf., pp. 1111--1119, 2002.
[4]
K.A. Brand et al. Speed clustering of integrated circuits. Proc. Int. Test Conf., pp. 1128--1137, 2004.
[5]
T. Comard et al. Calculating error of measurement on high speed microprocessor test. Proc. Int. Test Conf., pp. 793--801, 1994.
[6]
B.D. Cory, R. Kapur and B. Underwood. Speed binning with path delay test in 150-nm technology. IEEE Design and Test of Computers, vol. 20, pp. 41--45, Oct 2003.
[7]
A.L. Crouch, J.C. Potter and A. Doege. AC scan path selection for physical debugging. IEEE Design and Test of Computers, vol. 20, pp. 34--40, Oct 2003.
[8]
P. Gupta and F.-L. Heng. Toward a systematic-variation aware timing methodology. Proc. Design Automation Conf., pp. 321--326, 2004.
[9]
M. Kusko et al. 99% AC test coverage using only LBIST on the 1GHz IBM S/390 zSeries 900 microprocessor. Proc. Int. Test Conf., pp. 586--592, 2001.
[10]
L. Lee et al. On silicon-based speed path identification. Proc. VLSI Test Symp., pp. 35--41, 2005.
[11]
T.L. McLaurin and F. Frederick. The testability features of the MCF5407 containing the 4th generation ColdFire microprocessor core. Proc. Int. Test Conf., pp. 151--159, 2000.
[12]
V. Ramakrishnan and D.M.H. Walker. Model-based product quantity control. Proc. Electronics Manufacturing Technology Symposium, pp. 389--395, 1995.
[13]
A. Raychowdhury, S. Ghosh and K. Roy. A novel on-chip delay measurement hardware for efficient speed binning. Proc. Int. On-Line Testing Symp., pp. 287--292, 2005.
[14]
N. Tendolkar et al. Novel techniques for achieving high at-speed transition fault test coverage for Motorola's microprocessors based on PowerPC™ instruction set architecture. Proc. VLSI Test Symp., pp. 3--8, 2002.
[15]
T.W. Williams, B. Underwood and M.R. Mercer. The interdependence between delay-optimization of synthesized networks and testing. Proc. Design Automation Conf., pp. 87--92, 1991.
[16]
J. Zeng et al. On correlating structural tests with functional tests for speed binning of high performance designs. Proc. Int. Test Conf., pp. 31--37, 2004.
Index Terms
- Performance verification of high-performance ASICs using at-speed structural test
Recommendations
A flexible and scalable methodology for GHz-speed structural test
DAC '06: Proceedings of the 43rd annual Design Automation ConferenceAt-speed test of integrated circuits is becoming critical to detect subtle delay defects. Simulation-based functional test is difficult because low-cost testers are unable to supply multiple asynchronous clocks to the IC. Moreover, low-cost testers ...
Test chip experimental results on high-level structural test
Using complex (high-level) gates, such as multiplexers, full adders, etc., for automatic test pattern generation (ATPG) has several advantages. It makes ATPG faster and potentially reduces the size of the test set that needs to be applied. A variety of ...
At-speed Test of High-Speed DUT Using Built-Off Test Interface
ATS '10: Proceedings of the 2010 19th IEEE Asian Test SymposiumThis paper presents an efficient test framework to extend a use of low-cost ATE (Automatic Test Equipment) to at-speed test of high-speed DUT (Device Under Test). To bridge the speed gap between the ATE and the DUT, an off-chip test interface circuit, ...
Comments
Information & Contributors
Information
Published In
April 2006
450 pages
ISBN:1595933476
DOI:10.1145/1127908
- General Chairs:
- Gang Qu,
- Yehea Ismail,
- Program Chairs:
- Vijaykrishnan Narayanan,
- Hai Zhou
Copyright © 2006 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 30 April 2006
Check for updates
Author Tags
Qualifiers
- Article
Conference
Acceptance Rates
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 264Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 30 Aug 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in