Article

Virtual hierarchies to support server consolidation

Authors:

Michael R. Marty,

Mark D. HillAuthors Info & Claims

ISCA '07: Proceedings of the 34th annual international symposium on Computer architecture

Pages 46 - 56

https://doi.org/10.1145/1250662.1250670

Published: 09 June 2007 Publication History

Abstract

Server consolidation is becoming an increasingly popular technique to manage and utilize systems. This paper develops CMP memory systems for server consolidation where most sharing occurs within Virtual Machines (VMs). Our memory systems maximize shared memory accesses serviced within a VM, minimize interference among separate VMs, facilitate dynamic reassignment of VMs to processors and memory, and support content-based page sharing among VMs. We begin with a tiled architecture where each of 64 tiles contains a processor, private L1 caches, and an L2 bank. First, we reveal why single-level directory designs fail to meet workload consolidation goals. Second, we develop the paper's central idea of imposing a two-level virtual (or logical) coherence hierarchy on a physically flat CMP that harmonizes with VM assignment. Third, we show that the best of our two virtual hierarchy (VH) variants performs 12-58% better than the best alternative flat directory protocol when consolidating Apache, OLTP, and Zeus commel workloads on our simulated 64-core CMP.

References

[1]

A. R. Alameldeen and D. A. Wood. Variability in Architectural Simulations of Multi-threaded Workloads. In Proceedings of the Ninth IEEE Symposium on High-Performance Computer Architecture, pages 7--18, Feb. 2003.

Digital Library

[2]

A. R. Alameldeen and D. A. Wood. IPC Considered Harmful for Multiprocessor Workloads. IEEE Micro, 26(4):8--17, Jul/Aug 2006.

Digital Library

[3]

AMD. AMD64 Virtualization Codenamed Pacifica Technology: Secure Virtual Machine Architecture Reference Manual, May 2005.

[4]

L. A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 282--293, June 2000.

Digital Library

[5]

B. M. Beckmann, M. R. Marty, and D. A. Wood. ASR: Adaptive Selective Replication for CMP Caches. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 2006.

Digital Library

[6]

B. M. Beckmann and D. A. Wood. Managing Wire Delay in Large Chip-Multiprocessor Caches. In Proceedings of the 37th Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 2004.

Digital Library

[7]

E. Bugnion, S. Devine, K. Govil, and M. Rosenblum. Disco: Running Commodity Operating Systems on Scalable Multiprocessors. ACM Transactions on Computer Systems, 15(4):319--349, 1997.

Digital Library

[8]

J. Chang and G. S. Sohi. Cooperative Caching for Chip Multiprocessors. In Proceedings of the 33nd Annual International Symposium on Computer Architecture, June 2006.

Digital Library

[9]

A. Charlesworth. Starfire: Extending the SMP Envelope. IEEE Micro, 18(1):39--49, Jan/Feb 1998.

Digital Library

[10]

D. Chiou, P. Jain, S. Devadas, and L. Rudolph. Dynamic Cache Partitioning via Columnization. In Proceedings of Design Automation Conference, 2000.

[11]

Z. Chishti, M. D. Powell, and T. N. Vijaykumar. Optimizing Replication, Communication, and Capacity Allocation in CMPs. In Proceedings of the 32nd Annual International Symposium on Computer Architecture, June 2005.

Digital Library

[12]

S. Cho and L. Jin. Managing Distributed, Shared L2 Caches through OS-Level Page Allocation. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 2006.

Digital Library

[13]

A. Gupta and W.-D. Weber. Cache Invalidation Patterns in Shared-Memory Multiprocessors. IEEE Transactions on Computers, 41(7):794--810, July 1992.

Digital Library

[14]

A. Gupta, W.-D. Weber, and T. Mowry. Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes. In International Conference on Parallel Processing (ICPP), volume I, pages 312--321, 1990.

[15]

E. Hagersten and M. Koster. WildFire: A Scalable Path for SMPs. In Proceedings of the Fifth IEEE Symposium on High-Performance Computer Architecture, pages 172--181, Jan. 1999.

Digital Library

[16]

HP Partioning Continuum. http://h30081.www3.hp.com/products/wlm/docs/HPPartitioningContinuum.pdf, June 2000.

[17]

L. R. Hsu, S. K. Reinhardt, R. Iyer, and S. Makineni. Communist, Utilitarian, and Capitalist Cache Policies on CMPs: Caches as a Shared Resource. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, Sept. 2006.

Digital Library

[18]

J. Huh, C. Kim, H. Shafi, L. Zhang, D. Burger, and S. W. Keckler. A NUCA Substrate for Flexible CMP Cache Sharing. In Proceedings of the 19th International Conference on Supercomputing, June 2005.

Digital Library

[19]

From a Few Cores to Many: A Tera-scale Computing Research Overview. ftp://download.intel.com/research/platform/terascale/terascale_overview_paper.pdf, 2006.

[20]

Intel Corporation. Intel Virtualization Technology Specifications for the IA-32 Intel Architecture, 2005.

[21]

R. Iyer. CQoS: A Framework for Enabling QoS in Shared Caches of CMP Platforms. In Proceedings of the 18th International Conference on Supercomputing, pages 257--266, 2004.

Digital Library

[22]

J. Jann, L. M. Browning, and R. S. Burugula. Dynamic reconfiguration: Basic building blocks for autonomic computing on IBM pSeries servers. IBM Systems Journal, 42(1), 2003.

Digital Library

[23]

C. Kim, D. Burger, and S. W. Keckler. An Adaptive, Non-Uniform Cache Structure for Wire-Dominated On-Chip Caches. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Oct. 2002.

Digital Library

[24]

S. Kim, D. Chandra, and Y. Solihin. Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, Sept. 2004.

Digital Library

[25]

P. Kongetira. A 32-way Multithreaded SPARC Processor. In Proceedings of the 16th HotChips Symposium, Aug. 2004.

[26]

J. Laudon and D. Lenoski. The SGI Origin: A ccNUMA Highly Scalable Server. In Proceedings of the 24th Annual International Symposium on Computer Architecture, pages 241--251, June 1997.

Digital Library

[27]

D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy. The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 148--159, May 1990.

Digital Library

[28]

C. Liu, A. Savasubramaniam, and M. Kandemir. Organizing the Last Line of Defense before Hitting the Memory Wall for CMPs. In Proceedings of the Tenth IEEE Symposium on High-Performance Computer Architecture, Feb. 2004.

Digital Library

[29]

M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. Computer Architecture News, pages 92--99, Sept. 2005.

Digital Library

[30]

M. M. K. Martin, M. D. Hill, and D. A. Wood. Token Coherence: Decoupling Performance and Correctness. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 182--193, June 2003.

Digital Library

[31]

M. R. Marty, J. D. Bingham, M. D. Hill, A. J. Hu, M. M. K. Martin, and D. A. Wood. Improving Multiple-CMP Systems Using Token Coherence. In Proceedings of the Eleventh IEEE Symposium on High-Performance Computer Architecture, Feb. 2005.

Digital Library

[32]

M. R. Marty and M. D. Hill. Coherence Ordering for Ring-based Chip Multiprocessors. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 2006.

Digital Library

[33]

N. Rafique, W.-T. Lim, and M. Thottethodi. Architectural Support for Operating System-Driven CMP Cache Management. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, Sept. 2006.

Digital Library

[34]

P. Ranganathan, S. Adve, and N. P. Jouppi. Reconfigurable Caches and their Application to Media Processing. In Proceedings of the 27th Annual International Symposium on Computer Architecture, June 2000.

Digital Library

[35]

S. L. Scott. Synchronization and Communication in the Cray T3E Multiprocessor. In Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, pages 26--36, Oct. 1996.

Digital Library

[36]

J. E. Smith and R. Nair. Virtual Machines. Morgan Kaufmann, 2005.

[37]

G. E. Suh, S. Devadas, and L. Rudolph. A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning. In Proceedings of the Eighth IEEE Symposium on High-Performance Computer Architecture, Feb. 2002.

Digital Library

[38]

G. E. Suh, L. Rudolph, and S. Devadas. Dynamic Cache Partitioning for CMP/SMT Systems. Journal of Supercomputing, pages 7--26, 2004.

Digital Library

[39]

J. M. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy. POWER4 System Microarchitecture. IBM Journal of Research and Development, 46(1), 2002.

Digital Library

[40]

K. Varadarajan, S. K. Nandy, V. Sharda, A. Bharadwaj, R. Iyer, S. Makineni, and D. Newell. Molecular Caches: A Caching Structure for Dynamic Creation of Application-Specific Heterogeneous Cache Regions. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 2006.

Digital Library

[41]

Virtutech AB. Simics Full System Simulator. http://www.simics.com/.

[42]

VMware. http://www.vmware.com/.

[43]

C. A. Waldspurger. Memory Resource Management in VMware ESX Server. In Proceedings of the 2002 Symposium on Operating Systems Design and Implementation, Dec. 2002.

Digital Library

[44]

M. Zhang and K. Asanovic. Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors. In Proceedings of the 32nd Annual International Symposium on Computer Architecture, June 2005.

Digital Library

Cited By

Shim JKang MHan T(2023)NCDE: In-Network Caching for Directory Entries to Expedite Data Access in Tiled-Chip MultiprocessorsIEEE Access10.1109/ACCESS.2023.323493311(3080-3095)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3234933
Nagarajan VSorin DHill MWood DNagarajan VSorin DHill MWood D(2022)Advanced Topics in CoherenceA Primer on Memory Consistency and Cache Coherence10.1007/978-3-031-01764-3_9(191-209)Online publication date: 28-Mar-2022
https://doi.org/10.1007/978-3-031-01764-3_9
Nagarajan VSorin DHill MWood DNagarajan VSorin DHill MWood D(2022)Directory Coherence ProtocolsA Primer on Memory Consistency and Cache Coherence10.1007/978-3-031-01764-3_8(151-190)Online publication date: 28-Mar-2022
https://doi.org/10.1007/978-3-031-01764-3_8
Show More Cited By

Index Terms

Virtual hierarchies to support server consolidation
1. Hardware
  1. Integrated circuits
    1. Semiconductor memory
      1. Dynamic memory

Recommendations

Reactive NUCA: near-optimal block placement and replication in distributed caches
ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture

Increases in on-chip communication delay and the large working sets of server and scientific workloads complicate the design of the on-chip last-level cache for multicore processors. The large working sets favor a shared cache design that maximizes the ...
Virtual hierarchies to support server consolidation

Server consolidation is becoming an increasingly popular technique to manage and utilize systems. This paper develops CMP memory systems for server consolidation where most sharing occurs within Virtual Machines (VMs). Our memory systems maximize shared ...
Virtual Hierarchies

Abundant cores per chip will encourage a greater use of space sharing, where work stays on a group of cores for long time intervals. Virtual hierarchies can improve performance and performance isolation of space-shared workloads, while still supporting ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ISCA '07: Proceedings of the 34th annual international symposium on Computer architecture

June 2007

542 pages

ISBN:9781595937063

DOI:10.1145/1250662

General Chair:
Dean Tullsen
University of California, San Diego
,
Program Chair:
Brad Calder
Microsoft & University of California, San Diego

ACM SIGARCH Computer Architecture News Volume 35, Issue 2
May 2007
527 pages
ISSN:0163-5964
DOI:10.1145/1273440
Issue’s Table of Contents

Copyright © 2007 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGARCH: ACM Special Interest Group on Computer Architecture
IEEE-CS: Computer Society

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 09 June 2007

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

SPAA07

Sponsor:

SIGARCH
IEEE-CS

SPAA07: 19th ACM Symposium on Parallelism in Algorithms and Architectures

June 9 - 13, 2007

California, San Diego, USA

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

157
Total Citations
View Citations
1,720
Total Downloads

Downloads (Last 12 months)22
Downloads (Last 6 weeks)6

Reflects downloads up to 01 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Shim JKang MHan T(2023)NCDE: In-Network Caching for Directory Entries to Expedite Data Access in Tiled-Chip MultiprocessorsIEEE Access10.1109/ACCESS.2023.323493311(3080-3095)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3234933
Nagarajan VSorin DHill MWood DNagarajan VSorin DHill MWood D(2022)Advanced Topics in CoherenceA Primer on Memory Consistency and Cache Coherence10.1007/978-3-031-01764-3_9(191-209)Online publication date: 28-Mar-2022
https://doi.org/10.1007/978-3-031-01764-3_9
Nagarajan VSorin DHill MWood DNagarajan VSorin DHill MWood D(2022)Directory Coherence ProtocolsA Primer on Memory Consistency and Cache Coherence10.1007/978-3-031-01764-3_8(151-190)Online publication date: 28-Mar-2022
https://doi.org/10.1007/978-3-031-01764-3_8
Sorin DHill MWood DSorin DHill MWood D(2022)Advanced Topics in CoherenceA Primer on Memory Consistency and Cache Coherence10.1007/978-3-031-01733-9_9(177-195)Online publication date: 18-Oct-2022
https://doi.org/10.1007/978-3-031-01733-9_9
Sorin DHill MWood DSorin DHill MWood D(2022)Directory Coherence ProtocolsA Primer on Memory Consistency and Cache Coherence10.1007/978-3-031-01733-9_8(139-176)Online publication date: 18-Oct-2022
https://doi.org/10.1007/978-3-031-01733-9_8
Nagarajan VSorin DHill MWood D(2020)A Primer on Memory Consistency and Cache Coherence, Second EditionSynthesis Lectures on Computer Architecture10.2200/S00962ED2V01Y201910CAC04915:1(1-294)Online publication date: 4-Feb-2020
https://doi.org/10.2200/S00962ED2V01Y201910CAC049
Oswald NNagarajan VSorin D(2020)HieraGen: Automated Generation of Concurrent, Hierarchical Cache Coherence Protocols2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA45697.2020.00077(888-899)Online publication date: May-2020
https://doi.org/10.1109/ISCA45697.2020.00077
Jansen KRau M(2019)Linear Time Algorithms for Multiple Cluster Scheduling and Multiple Strip PackingEuro-Par 2019: Parallel Processing10.1007/978-3-030-29400-7_8(103-116)Online publication date: 26-Aug-2019
https://dl.acm.org/doi/10.1007/978-3-030-29400-7_8
Li K(2018)Optimal Temporal Partitioning of a Multicore Server Processor for Virtual Machine AllocationIEEE Access10.1109/ACCESS.2018.28726386(54726-54738)Online publication date: 2018
https://doi.org/10.1109/ACCESS.2018.2872638
Abellán JPadierna ERos AAcacio M(2018)Photonic-based express coherence notifications for many-core CMPsJournal of Parallel and Distributed Computing10.1016/j.jpdc.2017.11.015113(179-194)Online publication date: Mar-2018
https://doi.org/10.1016/j.jpdc.2017.11.015
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten