research-article

Performance bounds of partial run-time reconfiguration in high-performance reconfigurable computing

Authors:

Tarek El-GhazawiAuthors Info & Claims

HPRCTA '07: Proceedings of the 1st international workshop on High-performance reconfigurable computing technology and applications: held in conjunction with SC07

Pages 11 - 20

https://doi.org/10.1145/1328554.1328561

Published: 11 November 2007 Publication History

Abstract

High-Performance Reconfigurable Computing (HPRC) systems have always been characterized by their high performance and flexibility. Flexibility has been traditionally exploited through the Run-Time Reconfiguration (RTR) provided by most of the available platforms. However, the RTR feature comes with the cost of high configuration overhead which might negatively impact the overall performance. Currently, modern FPGAs have more advanced mechanisms for reducing the configuration overheads, particularly Partial Run-Time Reconfiguration (PRTR). It has been perceived that PRTR on HPRC systems can be the trend for improving the performance. In this work, we will investigate the potential of PRTR on HPRC by formally analyzing the execution model and experimentally verifying our analytical findings by enabling PRTR for the first time, to the best of our knowledge, on one of the state-of-the-art HPRC systems, Cray XD1. Our approach is general and can be applied to any of the available HPRC systems. The paper will conclude with recommendations and conditions, based on our conceptual and experimental work, for the optimal utilization of PRTR as well as possible future usage in HPRC.

References

[1]

SRC Computers, Inc., "SRC Carte#8482; C Programming Environment v2.2 Guide (SRC-007-18)", August 2006.

[2]

Silicon Graphics Inc., "Reconfigurable Application-Specific Computing User's Guide (007-4718-005)", January 2007.

[3]

Cray Inc., "Cray XD1#8482; FPGA Development (S-6400-14)", 2006.

[4]

T. V. Court, and M. C. Herbordt, "Families of FPGA-Based Accelerators for Approximate String Matching", ACM Microprocessors & Microsystems, v. 31, Issue 2, March 2007, pp. 135--145.

Digital Library

[5]

V. Kindratenko, and D. Pointer, "A case study in porting a production scientific supercomputing application to a reconfigurable computer", in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'06, 2006. pp. 13--22.

Digital Library

[6]

V. Aggarwal, A. D. George, K. C. Slatton, "Reconfigurable Computing with Multiscale Data Fusion for Remote Sensing", Proceedings of the 2006 ACM/SIGDA 14^th International Symposium on Field Programmable Gate Arrays (FPGA 2006), Monterey, California, USA.

Digital Library

[7]

E. El-Araby, M. Taher, T. El-Ghazawi, and J. Le Moigne, "Prototyping Automatic Cloud Cover Assessment (ACCA) Algorithm for Remote Sensing On-Board Processing on a Reconfigurable Computer", IEEE International Conference On Field-Programmable Technology (FPT 2005), Singapore, December, 2005.

[8]

J. Harkins, T. El-Ghazawi, E. El-Araby, and M. Huang, "Performance of Sorting Algorithms on the SRC 6 Reconfigurable Computer", IEEE International Conference On Field-Programmable Technology (FPT 2005), Singapore, December, 2005.

[9]

E. El-Araby, T. El-Ghazawi, J. Le Moigne, and K. Gaj, "Wavelet Spectral Dimension Reduction of Hyperspectral Imagery on a Reconfigurable Computer", IEEE International Conference On Field-Programmable Technology (FPT 2004), Brisbane, Australia, December, 2004.

[10]

D. A. Buell, J. P. Davis, G. Quan, S. Akella, S. Devarkal, P. Kancharla, E. A. Michalski, and H. A. Wake, "Experiences with a reconfigurable computer," Proceedings, Engineering of Reconfigurable Systems and Algorithms, Las Vegas, Nevada, 21--24 June 2004.

[11]

D. A. Buell and R. Sandhu, "Identity management," IEEE Internet Computing, v. 7, no. 6, November/December 2003, pp. 26--28 (guest editors' introduction).

Digital Library

[12]

A. Michalski, K. Gaj, T. El-Ghazawi, "An Implementation Comparison of an IDEA Encryption Cryptosystem on Two General-Purpose Reconfigurable Computers", Proc. FPL 2003, Lisbon, Sept. 2003, pp. 204--219.

[13]

O. O. Storaasli, "Scientific Applications on a NASA Reconfigurable Hypercomputer", 5^th MAPLD International Conference, Washington, DC, USA, September, 2002.

[14]

T. El-Ghazawi, "A Scalable Heterogeneous Architecture for Reconfigurable Processing (SHARP)", unpublished manuscript, 1996.

[15]

W. H. Mangione-Smith, "ATR from UCLA", unpublished manuscript, 1999.

[16]

M. J. Wirthlin, and B. L. Hutchings, "Sequencing Run-Time Reconfigured Hardware with Software", ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA 1996), February 1996, pp. 122--128.

Digital Library

[17]

M. J. Wirthlin, and B. L. Hutchings. A dynamic instruction set computer. In Peter Athanas and Kenneth L. Pocek, editors, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, April 1995, pp. 99--107.

Digital Library

[18]

M. J. Wirthlin, and B. L. Hutchings, "DISC: The dynamic instruction set computer", in Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, John Schewel, Editor, Proc. SPIE 2607, pp. 92--103 (1995).

Digital Library

[19]

R. Hymel, A. D. George, and H. Lam, "Evaluating Partial Reconfiguration for Embedded FPGA Applications", Proc. of High-Performance Embedded Computing Workshop (HPEC 2007), MIT Lincoln Lab, Lexington, MA, Sep. 18--20, 2007.

[20]

M. Z. Hasan, and S. G. Ziavras, "Runtime Partial Reconfiguration for Embedded Vector Processors", 4^th International Conference on Information Technology (ITNG'07), Las Vegas, NV, USA, April 2007, pp. 983--988.

Digital Library

[21]

M. Hübner, and J. Becker, "Exploiting Dynamic and Partial Reconfiguration for FPGAs -- Toolflow, Architecture, and System Integration", Proc. 19th SBCCI Symposium on Integrated Circuits and Systems Design, Ouro Preot, Brazil, 2006.

Digital Library

[22]

M. Ullmann, B. Grimm, M. Hübner, and J. Becker, "An FPGA Run-Time System for Dynamical On-Demand Reconfiguration," Proc. IEEE Parallel and Distributed Processing Symposium, Santa Fe, NM, Apr. 26--30, 2004.

[23]

B. Jeong, S. Yoo, K. Choi, "Exploiting Early Partial Reconfiguration of Run-Time Reconfigurable FPGAs in Embedded Systems Design", Proceedings of the 1999 ACM/SIGDA 7th International Symposium on Field Programmable Gate Arrays (FPGA 1999), Monterey, California, USA, p. 247.

Digital Library

[24]

Z. Li, and S. Hauck, "Configuration Prefetching Techniques for Partial Reconfigurable Coprocessor with Relocation and Defragmentation", Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA 2002), pp. 187--195.

Digital Library

[25]

Z. Li, K. Compton, and S. Hauck, "Configuration Caching Management Techniques for Reconfigurable Computing", IEEE Symposium on FPGAs for Custom Computing Machines, 2000, pp. 87--96.

Digital Library

[26]

M. Taher, E. El-Araby, T. El-Ghazawi, "Configuration Caching in Adaptive Computing Systems Using Association Rule Mining (ARM)", Dynamic Reconfigurable Systems Workshop (DRS 2005), Innsbruck, Austria, March, 2005.

[27]

M. Taher, "Exploiting Processing Locality for Adaptive Computing Systems", A Dissertation Proposal for the Doctor of Philosophy Degree, Department of Electrical and Computer Engineering, The George Washington University, May 2005.

Digital Library

[28]

Xilinx Inc., "Two Flows for Partial Reconfiguration: Module Based or Difference Based", Xilinx Application Note XAPP290 (v1.2), September, 2004.

[29]

Xilinx Inc., "Early Access Partial Reconfiguration User Guide", User Guide 208 (v1.1), March 2006.

[30]

E. El-Araby, M. Taher, K. Gaj, T. El-Ghazawi, D. Caliga, N. Alexandridis, "System-Level Parallelism and Concurrency Maximisation in Reconfigurable Computing Applications", International Journal of Embedded Systems (IJES) 2006, Vol. 2, No.1/2, pp. 62--72.

[31]

E. El-Araby, "A System-Level Design Methodology For Reconfigurable Computing Applications", A Thesis for the Master of Science Degree in Computer Engineering, Department of Electrical and Computer Engineering, The George Washington University, January 2005.

[32]

O. D. Fidanci, D. Poznanovic, K. Gaj, T. El-Ghazawi, and N. Alexandridis, "Performance and Overhead in a Hybrid Reconfigurable Computer", Reconfigurable Architectures Workshop, RAW 2002, Proc. International Parallel and Distributed Processing Symposium (IPDPS) Workshops 2003, Nice, France, April 22--26, 2003.

Digital Library

[33]

M. C. Smith, and G. D. Peterson, "Analytical Modeling for High Performance Reconfigurable Computers." In Proceedings of the SCS International Symposium on Performance Evaluation of Computer and Telecommunications Systems, July 2002.

[34]

M. C. Smith, "Analytical Modeling of High Performance Reconfigurable Computers: Prediction and Analysis of System Performance", A Dissertation Proposal for the Doctor of Philosophy Degree in Electrical Engineering, The University of Tennessee, Knoxville, March 2002.

Digital Library

[35]

J. D. Hadley, and B. L. Hutchings. Design methodologies for partially reconfigured systems. In P. Athanas and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1995, pp. 78--84.

Digital Library

Cited By

da Silva BBraeken ATouhafi A(2019)Probabilistic Performance Modelling when Using Partial Reconfiguration to Accelerate Streaming Applications with Non-deterministic Task SchedulingIntelligent Information and Database Systems10.1007/978-3-030-17227-5_7(81-95)Online publication date: 29-Mar-2019
https://doi.org/10.1007/978-3-030-17227-5_7
Vipin KFahmy S(2018)FPGA Dynamic and Partial ReconfigurationACM Computing Surveys10.1145/319382751:4(1-39)Online publication date: 25-Jul-2018
https://dl.acm.org/doi/10.1145/3193827
Vipin KFahmy S(2011)Efficient region allocation for adaptive partial reconfiguration2011 International Conference on Field-Programmable Technology10.1109/FPT.2011.6133248(1-6)Online publication date: Dec-2011
https://doi.org/10.1109/FPT.2011.6133248
Show More Cited By

Index Terms

Performance bounds of partial run-time reconfiguration in high-performance reconfigurable computing
1. Computer systems organization
  1. Architectures
    1. Other architectures

Recommendations

Exploiting Partial Runtime Reconfiguration for High-Performance Reconfigurable Computing

Runtime Reconfiguration (RTR) has been traditionally utilized as a means for exploiting the flexibility of High-Performance Reconfigurable Computers (HPRCs). However, the RTR feature comes with the cost of high configuration overhead which might ...
The Promise of High-Performance Reconfigurable Computing

Several high-performance computers now use field-programmable gate arrays as reconfigurable coprocessors. The authors describe the two major contemporary HPRC architectures and explore the pros and cons of each using representative applications from ...
Preemption of the Partial Reconfiguration Process to Enable Real-Time Computing With FPGAs

To improve computing performance in real-time applications, modern embedded platforms comprise hardware accelerators that speed up the task’s most compute-intensive parts. A recent trend in the design of real-time embedded systems is to integrate field-...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

HPRCTA '07: Proceedings of the 1st international workshop on High-performance reconfigurable computing technology and applications: held in conjunction with SC07

November 2007

54 pages

ISBN:9781595938947

DOI:10.1145/1328554

Conference Chairs:
Volodymyr Kindratenko
NCSA, University of Illinois
,
Tarek El-Ghazawi
The George Washington University

Copyright © 2007 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

NCSA
SIGARCH: ACM Special Interest Group on Computer Architecture
Open fpga
IEEE-CS\DATC: IEEE Computer Society
CHREC: NSF Center for High-Performance Reconfigurable Computing

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 11 November 2007

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

SC '07

Sponsor:

SIGARCH
IEEE-CS\DATC
CHREC

SC '07: International Conference for High Performance Computing, Networking, Storage and Analysis

November 11, 2007

Nevada, Reno

Upcoming Conference

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

8
Total Citations
View Citations
541
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

da Silva BBraeken ATouhafi A(2019)Probabilistic Performance Modelling when Using Partial Reconfiguration to Accelerate Streaming Applications with Non-deterministic Task SchedulingIntelligent Information and Database Systems10.1007/978-3-030-17227-5_7(81-95)Online publication date: 29-Mar-2019
https://doi.org/10.1007/978-3-030-17227-5_7
Vipin KFahmy S(2018)FPGA Dynamic and Partial ReconfigurationACM Computing Surveys10.1145/319382751:4(1-39)Online publication date: 25-Jul-2018
https://dl.acm.org/doi/10.1145/3193827
Vipin KFahmy S(2011)Efficient region allocation for adaptive partial reconfiguration2011 International Conference on Field-Programmable Technology10.1109/FPT.2011.6133248(1-6)Online publication date: Dec-2011
https://doi.org/10.1109/FPT.2011.6133248
Vipin KFahmy S(2011)Enabling high level design of adaptive systems with partial reconfiguration2011 International Conference on Field-Programmable Technology10.1109/FPT.2011.6132688(1-4)Online publication date: Dec-2011
https://doi.org/10.1109/FPT.2011.6132688
Hu WWang CMa JChen TChen D(2010)A Novel Approach for Finding Candidate Locations for Online FPGA PlacementProceedings of the 2010 10th IEEE International Conference on Computer and Information Technology10.1109/CIT.2010.428(2509-2515)Online publication date: 29-Jun-2010
https://dl.acm.org/doi/10.1109/CIT.2010.428
Gonzalez IEl-Araby ESaha PEl-Ghazawi TSimmler HMerchant SHolland BReardon CGeorge ALam HStitt GAlam NSmith M(2008)Classification of Application Development for FPGA-Based Systems2008 IEEE National Aerospace and Electronics Conference10.1109/NAECON.2008.4806547(203-208)Online publication date: Jul-2008
https://doi.org/10.1109/NAECON.2008.4806547
El-Araby EGonzalez IEl-Ghazawi T(2008)Virtualizing and sharing reconfigurable resources in High-Performance Reconfigurable Computing systems2008 Second International Workshop on High-Performance Reconfigurable Computing Technology and Applications10.1109/HPRCTA.2008.4745683(1-8)Online publication date: Nov-2008
https://doi.org/10.1109/HPRCTA.2008.4745683
Kuo JKu AJingling Xue Diessel OMalik U(2008)ACS: An Addressless Configuration Support for efficient partial reconfigurations2008 International Conference on Field-Programmable Technology10.1109/FPT.2008.4762379(161-168)Online publication date: Dec-2008
https://doi.org/10.1109/FPT.2008.4762379

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten