research-article

Massive parallel LDPC decoding on GPU

Authors:

Gabriel Falcão,

Vitor SilvaAuthors Info & Claims

PPoPP '08: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming

Pages 83 - 90

https://doi.org/10.1145/1345206.1345221

Published: 20 February 2008 Publication History

Abstract

Low-Density Parity-Check (LDPC) codes are powerful error correcting codes (ECC). They have recently been adopted by several data communication standards such as DVB-S2 and WiMax. LDPCs are represented by bipartite graphs, also called Tanner graphs, and their decoding demands very intensive computation. For that reason, VLSI dedicated architectures have been investigated and developed over the last few years. This paper proposes a new approach for LDPC decoding on graphics processing units (GPUs). Efficient data structures and an new algorithm are proposed to represent the Tanner graph and to perform LDPC decoding according to the stream-based computing model. GPUs were programmed to efficiently implement the proposed algorithms by applying data-parallel intensive computing. Experimental results show that GPUs perform LDPC decoding nearly three orders of magnitude faster than modern CPUs. Moreover, they lead to the conclusion that GPUs with their tremendous processing power can be considered as a consistent alternative to state-of-the-art hardware LDPC decoders.

References

[1]

R. G. Gallager. Low-density parity-check codes. IRE Transactions on Information Theory, 8(1):21-28, January 1962.

[2]

D. J. C. Mackay and R. M. Neal. Near Shannon limit performance of low density parity check codes. IEE Electronics Letters, 32(18):1645--1646, August 1996.

[3]

T. Zhang and K. Parhi. Joint (3,k)-regular LDPC code and decoder/encoder design. IEEE Transactions on Signal Processing,52(4):1065--1079, April 2004.

Digital Library

[4]

F. Kienle, T. Brack, and N. Wehn. A Synthesizable IP Core for DVBS2 LDPC Code Decoding. In Design, Automation and Test in Europe (DATE'05), pages 100--105, Munich, Germany, 2005.

Digital Library

[5]

J. Dielissen, A. Hekstra, and V. Berg. Low cost LDPC decoder for DVB-S2. In Design, Automation and Test in Europe: Designers' forum (DATE'06), pages 1--6, Munich, Germany, March 2006.

Digital Library

[6]

G. Falcão, M. Gomes, J. Gonçalves, P. Faia, and V. Silva. HDL library of processing units for an automatic LDPC decoder design. In IEEE PhD. Research in Microelectronics and Electronics (PRIME), pages 349--352, Italy, June 2006.

[7]

M. Gomes, G. Falcão, V. Silva, V. Ferreira, A. Sengo, and M. Falcão. Flexible Parallel Architecture for DVB-S2 LDPC Decoders. In IEEE Globecom 2007, November 2007.

[8]

Digital video broadcasting (DVB); second generation framing structure, channel coding and modulation systems for broadcasting, interactive services, news gathering and other broad-band satellite applications. EN 302 307 V1. 1.1, European Telecommunications Standards Institute (ETSI), 2005.

[9]

R. Tanner. A recursive approach to low complexity codes. IEEE Transactions on Information Theory, IT-27(5):533--547, September 1981.

Digital Library

[10]

URL - http://www.nvidia.com/page/geforce 8800.html.

[11]

J. D. Owens, D. Luebke, N. Govindaraju, M. Harris, J. Kruger, A. E. Lefohn, and T. J. Purcell. A survey of general-purpose computation on graphics hardware. Computer Graphics Forum, 26(1):80--113, March 2007.

[12]

I. Buck, T. Foley, D. Horn, J. Sugerman, K. Fatahalian, M. Houston, and P. Hanrahan. Brook for GPUs: stream computing on graphics hardware. ACM Trans. Graph., 23(3):777--786, May 2004.

Digital Library

[13]

Ka-Ling Fok, Tien-Tsin Wong, and Man-Leung Wong. Evolutionary Computing on Consumer Graphics Hardware. IEEE Intelligent Systems, 22(2):69--78, March/April 2007.

Digital Library

[14]

Guobin Shen, Guang-Ping Gao, Shipeng Li, Heung-Yeung Shum, and Ya-Qin Zhang. Accelerate Video Decoding With Generic GPU. IEEE Transactions on Circuits and Systems for Video Technology, 15(5):685--693, May 2005.

Digital Library

[15]

Jeff Bolz, Ian Farmer, Eitan Grinspun, and Peter Schroder. Sparse Matrix Solvers on the GPU: Conjugate Gradients and Multigrid. ACM Transactions on Graphics, 22(3):917--924, July 2003.

Digital Library

[16]

Manuel Ujaldon and Joel Saltz. The GPU on irregular computing: Performance issues and contributions. In Ninth International Conference on Computer Aided Design and Computer Graphics (CAD/CG 2005), December 2005.

Digital Library

[17]

Alan Brunton, Chang Shu, and Gerhard Roth. Belief Propagation on the GPU for Stereo Vision. In The 3rd Canadian Conference on Computer Robot Vision, pages 76--82, June 2006.

Digital Library

[18]

N. Goodnight, R. Wang, and G. Humphreys. Computation on Programmable Graphics Hardware. IEEE Computer Graphics and Applications, 25(5):12-15, September/October 2005.

Digital Library

[19]

URL - http://developer.nvidia.com/object/cuda.html.

[20]

Li Ping and W.K. Leung. Decoding Low Density Parity Check Codes with Finite Quantization Bits. IEEE Communications Letters, 4(2):62--64, February 2000.

[21]

S. Lin and D. J. Costello. Error Control Coding. Prentice Hall, second edition, 2004.

Digital Library

[22]

S. Yamagiwa and L. Sousa. Caravela: A Novel Stream-Based Distributed Computing Environment. IEEE Computer, 40(5):76--83, May 2007.

Digital Library

[23]

G. Falcão, V. Silva, M. Gomes, and L. Sousa. Edge Stream Oriented LDPC Decoding. In 16th Euromicro International Conference on Parallel, Distributed and network-based Processing (PDP), France, February 2008.

Digital Library

Cited By

Han BCao FGao XZhang SJin S(2019)High-Throughput Implementation of QC-LDPC on RaPro Prototyping PlatformCommunications, Signal Processing, and Systems10.1007/978-981-13-6264-4_13(108-115)Online publication date: 4-May-2019
https://doi.org/10.1007/978-981-13-6264-4_13
Ye HMcCreath E(2018)FLAC Decoding Using GPU Acceleration2018 IEEE Intl Conf on Parallel & Distributed Processing with Applications, Ubiquitous Computing & Communications, Big Data & Cloud Computing, Social Computing & Networking, Sustainable Computing & Communications (ISPA/IUCC/BDCloud/SocialCom/SustainCom)10.1109/BDCloud.2018.00035(155-162)Online publication date: Dec-2018
https://doi.org/10.1109/BDCloud.2018.00035
Cho JSung W(2017)High-throughput decoding of block turbo codes on graphics processing units2017 IEEE International Workshop on Signal Processing Systems (SiPS)10.1109/SiPS.2017.8109996(1-6)Online publication date: Oct-2017
https://doi.org/10.1109/SiPS.2017.8109996
Show More Cited By

Index Terms

Massive parallel LDPC decoding on GPU
1. Computing methodologies
  1. Computer graphics
    1. Graphics systems and interfaces
  2. Parallel computing methodologies

Recommendations

How GPUs can outperform ASICs for fast LDPC decoding
ICS '09: Proceedings of the 23rd international conference on Supercomputing

Due to huge computational requirements, powerful Low-Density Parity-Check (LDPC) error correcting codes, discovered in the early 1960s, have only recently been adopted by emerging communication standards. LDPC decoders are supported by VLSI technology, ...
Massively LDPC Decoding on Multicore Architectures

Unlike usual VLSI approaches necessary for the computation of intensive Low-Density Parity-Check (LDPC) code decoders, this paper presents flexible software-based LDPC decoders. Algorithms and data structures suitable for parallel computing are proposed ...
GPU Accelerated Belief Propagation Decoding of Non-Binary LDPC Codes with Parallel and Sequential Scheduling

Low-Density Parity-Check (LDPC) codes are very powerful channel coding schemes with a broad range of applications. The existence of low complexity (i.e., linear time) iterative message passing decoders with close to optimum error correction performance ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

PPoPP '08: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming

February 2008

308 pages

ISBN:9781595937957

DOI:10.1145/1345206

General Chair:
Siddhartha Chatterjee
IBM Research USA
,
Program Chair:
Michael L. Scott
University of Rochester USA

Copyright © 2008 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 20 February 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

PPoPP08

Sponsor:

PPoPP08: ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming

February 20 - 23, 2008

UT, Salt Lake City, USA

Acceptance Rates

Overall Acceptance Rate 230 of 1,014 submissions, 23%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

27
Total Citations
View Citations
1,442
Total Downloads

Downloads (Last 12 months)10
Downloads (Last 6 weeks)1

Reflects downloads up to 15 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Han BCao FGao XZhang SJin S(2019)High-Throughput Implementation of QC-LDPC on RaPro Prototyping PlatformCommunications, Signal Processing, and Systems10.1007/978-981-13-6264-4_13(108-115)Online publication date: 4-May-2019
https://doi.org/10.1007/978-981-13-6264-4_13
Ye HMcCreath E(2018)FLAC Decoding Using GPU Acceleration2018 IEEE Intl Conf on Parallel & Distributed Processing with Applications, Ubiquitous Computing & Communications, Big Data & Cloud Computing, Social Computing & Networking, Sustainable Computing & Communications (ISPA/IUCC/BDCloud/SocialCom/SustainCom)10.1109/BDCloud.2018.00035(155-162)Online publication date: Dec-2018
https://doi.org/10.1109/BDCloud.2018.00035
Cho JSung W(2017)High-throughput decoding of block turbo codes on graphics processing units2017 IEEE International Workshop on Signal Processing Systems (SiPS)10.1109/SiPS.2017.8109996(1-6)Online publication date: Oct-2017
https://doi.org/10.1109/SiPS.2017.8109996
Maier ACockburn B(2016)Implementation of decoders for symmetric low density parity check codes on parallel computation platforms using OpenCL2016 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)10.1109/CCECE.2016.7726832(1-6)Online publication date: May-2016
https://doi.org/10.1109/CCECE.2016.7726832
Andrade JFalcao GSilva VSousa L(2016)A Survey on Programmable LDPC DecodersIEEE Access10.1109/ACCESS.2016.25942654(6704-6718)Online publication date: 2016
https://doi.org/10.1109/ACCESS.2016.2594265
Li AMaunder RAl-Hashimi BHanzo L(2016)Implementation of a Fully-Parallel Turbo Decoder on a General-Purpose Graphics Processing UnitIEEE Access10.1109/ACCESS.2016.25863094(5624-5639)Online publication date: 2016
https://doi.org/10.1109/ACCESS.2016.2586309
Khasymski ARafique MButt AVazhkudai SNikolopoulos D(2015)Realizing Accelerated Cost-Effective Distributed RAIDHandbook on Data Centers10.1007/978-1-4939-2092-1_25(729-752)Online publication date: 17-Mar-2015
https://doi.org/10.1007/978-1-4939-2092-1_25
Li RDou YZou DWang SZhang Y(2015)Efficient graphics processing unit based layered decoders for quasicyclic low-density parity-check codesConcurrency and Computation: Practice & Experience10.1002/cpe.319327:1(29-46)Online publication date: 1-Jan-2015
https://dl.acm.org/doi/10.1002/cpe.3193
Al-Kiswany SGharaibeh ARipeanu M(2013)GPUs as Storage System AcceleratorsIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2012.23924:8(1556-1566)Online publication date: 1-Aug-2013
https://dl.acm.org/doi/10.1109/TPDS.2012.239
Yu NHua KCheng H(2012)A Multi-Directional Search technique for image annotation propagationJournal of Visual Communication and Image Representation10.1016/j.jvcir.2011.10.00423:1(237-244)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1016/j.jvcir.2011.10.004
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents