poster

Implementation and evaluation of a migration-based NUCA design for chip multiprocessors

Authors:

SIGMETRICS '08: Proceedings of the 2008 ACM SIGMETRICS international conference on Measurement and modeling of computer systems

Pages 449 - 450

https://doi.org/10.1145/1375457.1375515

Published: 02 June 2008 Publication History

Get Access

Abstract

Chip Multiprocessors (CMPs) and Non-Uniform Cache Architectures (NUCAs) represent two emerging trends in computer architecture. Targeting future CMP based systems with NUCA type L2 caches, this paper proposes a novel data migration algorithm for parallel applications and evaluates it. The goal of this migration scheme is to determine a suitable location for each data block within a large L2 space at any given point during execution. A unique characteristic of the proposed scheme is that it models the problem of optimal data placement in the L2 cache space as a two dimensional post office placement problem, presents a practical architectural implementation of this model, and gives an evaluation of the proposed implementation.

References

[1]

B. M. Beckmann and D. A. Wood. Managing wire delay in large chip multiprocessor caches. In Proc. the International Symposium on Microarchitecture, 2004.

Digital Library

Google Scholar

[2]

Z. Chishti, M. D. Powell, and T. N. Vijaykumar. Distance associativity for high-performance energy-efficient non-uniform cache architectures. In Proc. the International Symposium on Microarchitecture, 2003.

Digital Library

Google Scholar

[3]

S. Borkar et al. Platform 2015: Intel processor and platform evolution for the next decade. Technology@Intel Magazine, Mar. 2005.

Google Scholar

[4]

C. Kim, D. Burger, and S. Keckler. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In Proc. the International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2002.

Digital Library

Google Scholar

[5]

P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, and G. Hallberg Simics: A full system simulation platform. IEEE Computer, 35(2), Feb. 2002.

Digital Library

Google Scholar

[6]

http://www.tpc.org/

Google Scholar

[7]

Standard Performance Evaluation Corporation. Specjbb2000 Java business benchmark. http://www.spec.org/osg/jbb2000/, 1998.

Google Scholar

[8]

Standard Performance Evaluation Corporation. SPEC OMP. http://www.spec.org/hpg/omp2001/, Dec. 2005.

Google Scholar

[9]

Standard Performance Evaluation Corporation. SPECWEB http://www.spec.org/web2005/

Google Scholar

Cited By

View all

Banaiyanmofrad AGirão GDutt N(2014)NoC-based fault-tolerant cache design in chip multiprocessorsACM Transactions on Embedded Computing Systems (TECS)10.1145/256793913:3s(1-26)Online publication date: 28-Mar-2014
https://dl.acm.org/doi/10.1145/2567939
Koc HKandemir MErcanli E(2010)Exploiting large on-chip memory space through data recomputation23rd IEEE International SOC Conference10.1109/SOCC.2010.5784683(513-518)Online publication date: Sep-2010
https://doi.org/10.1109/SOCC.2010.5784683
Hammoud MCho SMelhem R(2008)ACMProceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers10.1007/978-3-540-92990-1_26(355-372)Online publication date: 24-Dec-2008
https://dl.acm.org/doi/10.1007/978-3-540-92990-1_26
Show More Cited By

Index Terms

Implementation and evaluation of a migration-based NUCA design for chip multiprocessors
1. Software and its engineering
  1. Software notations and tools
    1. Compilers
  2. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Memory management
        Garbage collection

Recommendations

Reactive NUCA: near-optimal block placement and replication in distributed caches

Increases in on-chip communication delay and the large working sets of server and scientific workloads complicate the design of the on-chip last-level cache for multicore processors. The large working sets favor a shared cache design that maximizes the ...
Reactive NUCA: near-optimal block placement and replication in distributed caches
ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture

Increases in on-chip communication delay and the large working sets of server and scientific workloads complicate the design of the on-chip last-level cache for multicore processors. The large working sets favor a shared cache design that maximizes the ...
Implementation and evaluation of a migration-based NUCA design for chip multiprocessors
SIGMETRICS '08

Chip Multiprocessors (CMPs) and Non-Uniform Cache Architectures (NUCAs) represent two emerging trends in computer architecture. Targeting future CMP based systems with NUCA type L2 caches, this paper proposes a novel data migration algorithm for ...

Comments

Information & Contributors

Information

Published In

SIGMETRICS '08: Proceedings of the 2008 ACM SIGMETRICS international conference on Measurement and modeling of computer systems

June 2008

486 pages

ISBN:9781605580050

DOI:10.1145/1375457

General Chair:
Zhen Liu
IBM T. J. Watson Research Center, USA
,
Program Chairs:
Vishal Misra
Columbia University, USA
,
Prashant Shenoy
University of Massachusetts, USA

ACM SIGMETRICS Performance Evaluation Review Volume 36, Issue 1
SIGMETRICS '08
June 2008
469 pages
ISSN:0163-5999
DOI:10.1145/1384529
Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 June 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Poster

Conference

SIGMETRICS08

Sponsor:

SIGMETRICS08: ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems

June 2 - 6, 2008

MD, Annapolis, USA

Acceptance Rates

Overall Acceptance Rate 459 of 2,691 submissions, 17%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
263
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Banaiyanmofrad AGirão GDutt N(2014)NoC-based fault-tolerant cache design in chip multiprocessorsACM Transactions on Embedded Computing Systems (TECS)10.1145/256793913:3s(1-26)Online publication date: 28-Mar-2014
https://dl.acm.org/doi/10.1145/2567939
Koc HKandemir MErcanli E(2010)Exploiting large on-chip memory space through data recomputation23rd IEEE International SOC Conference10.1109/SOCC.2010.5784683(513-518)Online publication date: Sep-2010
https://doi.org/10.1109/SOCC.2010.5784683
Hammoud MCho SMelhem R(2008)ACMProceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers10.1007/978-3-540-92990-1_26(355-372)Online publication date: 24-Dec-2008
https://dl.acm.org/doi/10.1007/978-3-540-92990-1_26
Foglia PSolinas M(2014)Exploiting replication to improve performances of NUCA-based CMP systemsACM Transactions on Embedded Computing Systems10.1145/256656813:3s(1-23)Online publication date: 28-Mar-2014
https://dl.acm.org/doi/10.1145/2566568
Wu JPan XLiu GYang X(2009)SEMCSProceedings of the 2009 WASE International Conference on Information Engineering - Volume 0210.1109/ICIE.2009.220(192-196)Online publication date: 10-Jul-2009
https://dl.acm.org/doi/10.1109/ICIE.2009.220

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Reactive NUCA: near-optimal block placement and replication in distributed caches

Reactive NUCA: near-optimal block placement and replication in distributed caches

Implementation and evaluation of a migration-based NUCA design for chip multiprocessors