research-article

The PARSEC benchmark suite: characterization and architectural implications

Authors:

Christian Bienia,

Jaswinder Pal Singh,

Kai LiAuthors Info & Claims

PACT '08: Proceedings of the 17th international conference on Parallel architectures and compilation techniques

Pages 72 - 81

https://doi.org/10.1145/1454115.1454128

Published: 25 October 2008 Publication History

Abstract

This paper presents and characterizes the Princeton Application Repository for Shared-Memory Computers (PARSEC), a benchmark suite for studies of Chip-Multiprocessors (CMPs). Previous available benchmarks for multiprocessors have focused on high-performance computing applications and used a limited number of synchronization methods. PARSEC includes emerging applications in recognition, mining and synthesis (RMS) as well as systems applications which mimic large-scale multithreaded commercial programs. Our characterization shows that the benchmark suite covers a wide spectrum of working sets, locality, data sharing, synchronization and off-chip traffic. The benchmark suite has been made available to the public.

References

[1]

A. Alameldeen, C. Mauer, M. Xu, P. Harper, M. Martin, and D. Sorin. Evaluating Non-Deterministic Multi-Threaded Commercial Workloads. In Proceedings of the Computer Architecture Evaluation using Commercial Workloads, February 2002.

[2]

A. Alameldeen and D. Wood. Variability in Architectural Simulations of Multithreaded Workloads. In Proceedings of the 9th International Symposium on High-Performance Computer Architecture, February 2003.

Digital Library

[3]

P. Banerjee. Parallel algorithms for VLSI computer-aided design. Prentice-Hall, Inc., Upper Saddle River, NJ, USA, 1994.

Digital Library

[4]

J. Barnes and P. Hut. A hierarchical O(N log N) force-calculation algorithm. Nature, 324:446--449, December 1986.

[5]

L. Barroso, K. Gharachorloo, and F. Bugnion. Memory System Characterization of Commercial Workloads. In Proceedings of the 25th International Symposium on Computer Architecture, pages 3--14, June 1998.

Digital Library

[6]

C. Bienia, S. Kumar, and K. Li. PARSEC vs. SPLASH-2: A Quantitative Comparison of Two Multithreaded Benchmark Suites on Chip-Multiprocessors. In Proceedings of the 2008 International Symposium on Workload Characterization, September 2008.

[7]

Black, Fischer, and Scholes. The Pricing of Options and Corporate Liabilities. Journal of Political Economy, 81:637--659, 1973.

[8]

J. Deutscher and I. Reid. Articulated Body Motion Capture by Stochastic Search. International Journal of Computer Vision, 61(2):185--205, February 2005.

Digital Library

[9]

P. Dubey. Recognition, Mining and Synthesis Moves Computers to the Era of Tera. Technology@Intel Magazine, February 2005.

[10]

G. Grahne and J. Zhu. Efficiently Using Prefix-trees in Mining Frequent Itemsets. November 2003.

[11]

D. Heath, R. Jarrow, and A. Morton. Bond Pricing and the Term Structure of Interest Rates: A New Methodology for Contingent Claims Valuation. Econometrica, 60(1):77--105, January 1992.

[12]

L. Hernquist and N. Katz. TreeSPH - A unification of SPH with the hierarchical tree method. The Astrophysical Journal Supplement Series, 70:419, 1989.

[13]

C. J. Hughes, R. Grzeszczuk, E. Sifakis, D. Kim, S. Kumar, A. P. Selle, J. Chhugani, M. Holliman, and Y.-K. Chen. Physical Simulation for Animation and Visual Effects: Parallelization and Characterization for Chip Multiprocessors. SIGARCH Computer Architecture News, 35(2):220--231, 2007.

Digital Library

[14]

A. Jaleel, M. Mattina, and B. Jacob. Last-Level Cache (LLC) Performance of Data-Mining Workloads on a CMP - A Case Study of Parallel Bioinformatics Workloads. In Proceedings of the 12th International Symposium on High Performance Computer Architecture, February 2006.

[15]

M.-L. Li, R. Sasanka, S. V. Adve, Y.-K. Chen, and E. Debes. The ALPBench Benchmark Suite for Complex Multimedia Applications. In Proceedings of the 2005 International Symposium on Workload Characterization, October 2005.

[16]

Q. Lv, W. Josephson, Z. Wang, M. Charikar, and K. Li. Ferret: A Toolkit for Content-Based Similarity Search of Feature-Rich Data. In Proceedings of the 2006 EuroSys Conference, pages 317--330, 2006.

Digital Library

[17]

K. Martinez and J. Cupitt. VIPS - a highly tuned image processing software architecture. In Proceedings of the 2005 International Conference on Image Processing, volume 2, pages 574--577, September 2005.

[18]

MediaBench II. http://euler.slu.edu/~fritts/mediabench/.

[19]

M. Müller, D. Charypar, and M. Gross. Particle-Based Fluid Simulation for Interactive Applications. In Proceedings of the 2003 ACM SIGGRAPH/Eurographics Symposium on Computer Animation, pages 154--159, Aire-la-Ville, Switzerland, Switzerland, 2003. Eurographics Association.

Digital Library

[20]

R. Narayanan, B. Özisikyilmaz, J. Zambreno, G. Memik, and A. N. Choudhary. MineBench: A Benchmark Suite for Data Mining Workloads. In Proceedings of the IEEE International Symposium on Workload Characterization 2006, pages 182--188, 2006.

[21]

L. O'Callaghan, A. Meyerson, R. M. N. Mishra, and S. Guha. High-Performance Clustering of Streams and Large Data Sets. In Proceedings of the 18th International Conference on Data Engineering, February 2002.

[22]

Pin. http://rogue.colorado.edu/pin/.

[23]

S. Quinlan and S. D. Venti. A New Approach to Archival Storage. In Proceedings of the USENIX Conference on File And Storage Technologies, January 2002.

Digital Library

[24]

E. Sifakis, I. Neverov, and R. Fedkiw. Automatic Determination of Facial Muscle Activations from Sparse Motion Capture Marker Data. ACM Transactions on Graphics, 24(3):417--425, 2005.

Digital Library

[25]

T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A. Luthra. Overview of the H.264/AVC Video Coding Standard. IEEE Transactions on Circuits and Systems for Video Technology, 13(7):560--576, 2003.

Digital Library

[26]

S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 24--36, June 1995.

Digital Library

[27]

G. Xu. A New Parallel N-Body Gravity Solver: TPM. The Astrophysical Journal Supplement Series, 98:355, 1995.

[28]

T. Y. Yeh, P. Faloutsos, S. Patel, and G. Reinman. ParallAX: An Architecture for Real-Time Physics. In Proceedings of the 34th International Symposium on Computer Architecture, June 2007.

Digital Library

Cited By

Liu JYu Z(2024)Global-State Aware Automatic NUMA BalancingProceedings of the 15th Asia-Pacific Symposium on Internetware10.1145/3671016.3671380(317-326)Online publication date: 24-Jul-2024
https://dl.acm.org/doi/10.1145/3671016.3671380
Chakraborty SSharma YMoulik S(2024)TREAFET: Temperature-Aware Real-Time Task Scheduling for FinFET based MulticoresACM Transactions on Embedded Computing Systems10.1145/366527623:4(1-31)Online publication date: 29-Jun-2024
https://dl.acm.org/doi/10.1145/3665276
Wang ZLiu LXiao L(2024)iSwap: A New Memory Page Swap Mechanism for Reducing Ineffective I/O Operations in Cloud EnvironmentsACM Transactions on Architecture and Code Optimization10.1145/3653302Online publication date: 23-Mar-2024
https://dl.acm.org/doi/10.1145/3653302
Show More Cited By

Index Terms

The PARSEC benchmark suite: characterization and architectural implications
1. Software and its engineering

Recommendations

Scaling of the PARSEC benchmark inputs
PACT '10: Proceedings of the 19th international conference on Parallel architectures and compilation techniques

A good benchmark suite should provide users with inputs that have multiple levels of fidelity. We present a framework that takes the novel view that benchmark inputs should be considered approximations of their original, full-sized inputs. The paper ...
Savina - An Actor Benchmark Suite: Enabling Empirical Evaluation of Actor Libraries
AGERE! '14: Proceedings of the 4th International Workshop on Programming based on Actors Agents & Decentralized Control

This paper introduces the Savina benchmark suite for actor-oriented programs. Our goal is to provide a standard benchmark suite that enables researchers and application developers to compare different actor implementations and identify those that ...
Subsetting the SPEC CPU2006 benchmark suite

On August 24, 2006, the Standard Performance Evaluation Corporation (SPEC) announced CPU2006 -- the next generation of industry-standardized CPU-intensive benchmark suite. The SPEC CPU benchmark suite has become the most frequently used suite for ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

PACT '08: Proceedings of the 17th international conference on Parallel architectures and compilation techniques

October 2008

328 pages

ISBN:9781605582825

DOI:10.1145/1454115

General Chair:
Andreas Moshovos
University of Toronto, Canada
,
Program Chairs:
David Tarditi
Microsoft, USA
,
Kunle Olukotun
Stanford University, USA

Copyright © 2008 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 25 October 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

PACT '08

Sponsor:

PACT '08: International Conference on Parallel Architectures and Compilation Techniques

October 25 - 29, 2008

Ontario, Toronto, Canada

Acceptance Rates

Overall Acceptance Rate 121 of 471 submissions, 26%

Upcoming Conference

PACT '24

Sponsor:
sigarch

International Conference on Parallel Architectures and Compilation Techniques

October 14 - 16, 2024

Long Beach , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2,990
Total Citations
View Citations
5,183
Total Downloads

Downloads (Last 12 months)444
Downloads (Last 6 weeks)33

Reflects downloads up to 11 Aug 2024

Other Metrics

View Author Metrics

Citations

Cited By

Liu JYu Z(2024)Global-State Aware Automatic NUMA BalancingProceedings of the 15th Asia-Pacific Symposium on Internetware10.1145/3671016.3671380(317-326)Online publication date: 24-Jul-2024
https://dl.acm.org/doi/10.1145/3671016.3671380
Chakraborty SSharma YMoulik S(2024)TREAFET: Temperature-Aware Real-Time Task Scheduling for FinFET based MulticoresACM Transactions on Embedded Computing Systems10.1145/366527623:4(1-31)Online publication date: 29-Jun-2024
https://dl.acm.org/doi/10.1145/3665276
Wang ZLiu LXiao L(2024)iSwap: A New Memory Page Swap Mechanism for Reducing Ineffective I/O Operations in Cloud EnvironmentsACM Transactions on Architecture and Code Optimization10.1145/3653302Online publication date: 23-Mar-2024
https://dl.acm.org/doi/10.1145/3653302
Martínez Palau FTorrents MArmejach ACasas M(2024)Exploiting Vector Code Semantics for Efficient Data Cache PrefetchingProceedings of the 38th ACM International Conference on Supercomputing10.1145/3650200.3656635(98-109)Online publication date: 30-May-2024
https://dl.acm.org/doi/10.1145/3650200.3656635
Babalad SShevade SThazhuthaveetil MGovindarajan R(2024)Tile Size and Loop Order Selection using Machine Learning for Multi-/Many-Core ArchitecturesProceedings of the 38th ACM International Conference on Supercomputing10.1145/3650200.3656630(388-399)Online publication date: 30-May-2024
https://dl.acm.org/doi/10.1145/3650200.3656630
Yu DLi AJing NJiang JSheng WWang Q(2024)VDA: A Simple but Efficient Virtual-Channel-Based Deadlock Avoidance Scheme for Scalable Chiplet NetworksProceedings of the Great Lakes Symposium on VLSI 202410.1145/3649476.3658704(357-363)Online publication date: 12-Jun-2024
https://dl.acm.org/doi/10.1145/3649476.3658704
Du HQin YChen SKang Y(2024)FASA-DRAM: Reducing DRAM Latency with Destructive Activation and Delayed RestorationACM Transactions on Architecture and Code Optimization10.1145/364945521:2(1-27)Online publication date: 21-May-2024
https://dl.acm.org/doi/10.1145/3649455
Crisci LCarpentieri LThoman PAlpay AHeuveline VCosenza B(2024)SYCL-Bench 2020: Benchmarking SYCL 2020 on AMD, Intel, and NVIDIA GPUsProceedings of the 12th International Workshop on OpenCL and SYCL10.1145/3648115.3648120(1-12)Online publication date: 8-Apr-2024
https://dl.acm.org/doi/10.1145/3648115.3648120
Chiu CXiong ZGuo ZHuang TLin Y(2024)An Efficient Task-Parallel Pipeline Programming FrameworkProceedings of the International Conference on High Performance Computing in Asia-Pacific Region10.1145/3635035.3635037(95-106)Online publication date: 18-Jan-2024
https://dl.acm.org/doi/10.1145/3635035.3635037
Thomas SWorkneh KMcCarty JIzraelevitz JLehman TBahar RTsafrir DMusuvathi MGupta RAbu-Ghazaleh N(2024)A Midsummer Night’s Tree: Efficient and High Performance Secure SCMProceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 310.1145/3620666.3651354(22-37)Online publication date: 27-Apr-2024
https://dl.acm.org/doi/10.1145/3620666.3651354
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents