Hardware-accelerated components for hybrid computing systems
Article No.: 7, Pages 1 - 8
Abstract
We present a study on the use of component technology for encapsulating platform-specific hardware-accelerated algorithms on hybrid HPC systems. Our research shows that component technology can have significant benefits from a software engineering point-of-view to increase encapsulation, portability and reduce or eliminate platform dependence for hardware-accelerated algorithms.
As a demonstration of this concept, we discuss our experience in designing, implementing and integrating an FPGA-accelerated kernel for Polygraph, an application in computational proteomics.
References
[1]
B. A. Allan, R. Armstrong, D. E. Bernholdt, F. Bertrand, K. Chiu, T. L. Dahlgren, K. Damevski, W. R. Elwasif, T. G. W. Epperly, M. Govindaraju, D. S. Katz, J. A. Kohl, M. Krishnan, G. Kumfert, J. W. Larson, S. Lefantzi, M. J. Lewis, A. D. Malony, L. C. Mclnnes, J. Nieplocha, B. Norris, S. G. Parker, J. Ray, S. Shende, T. L. Windus, and S. Zhou. A component architecture for high-performance scientific computing. Int. J. High Perform. Comput. Appl., 20(2):163--202, 2006.
[2]
D. Andrews, D. Niehaus, R. Jidin, M. Finley, W. Peck, M. Frisbie, J. Ortiz, E. Komp, and P. Ashenden. Programming models for hybrid FPGA-CPU computational components: a missing link. IEEE Micro, 24(4):42--53, July-Aug. 2004.
[3]
R. Armstrong, D. Gannon, A. Geist, K. Keahey, S. Kohn, L. McInnes, S. Parker, and B. Smolinski. Toward a Common Component Architecture for High-Performance Scientific Computing. In HPDC '99: Proceedings of the 8th IEEE International Symposium on High Performance Distributed Computing, page 13, Washington, DC, USA, 1999. IEEE Computer Society.
[4]
D. A. Bader, V. Agarwal, K. Madduri, and S. Kang. High performance combinatorial algorithm design on the Cell Broadband Engine processor. Parallel Comput., 33(10--11):720--740, 2007.
[5]
J. S. Calhoun, V. K. Madisetti, R. B. Reese, and T. Egolf. Developing and Distributing Component-Level VHDL models. J. VLSI Signal Process. Syst., 15(1--2):111--126, 1997.
[6]
W. Cannon, K. Jarman, B.-J. Webb-Robertson, D. Baxter, C. Oehmen, K. Jarman, A. Heredia-Langner, K. Auberry, and G. Anderson. Comparison of probability and likelihood models for peptide identification from tandem mass spectrometry data. Journal of Proteome Research, 4(5):1687--1698, 2005.
[7]
D. Chavarria-Miranda and A. Marquez. Assessing the potential of hybrid HPC systems for scientific applications: a case study. In CF '07: Proceedings of the 4th international conference on Computing frontiers, pages 173--182, New York, NY, USA, 2007. ACM.
[8]
Z. Chen, J. Dongarra, P. Luszczek, and K. Roche. Self-adapting software for numerical linear algebra and LAPACK for clusters. Parallel Comput., 29(11--12):1723--1743, 2003.
[9]
Cray XD-1 Datasheet. www.cray.com/downloads/Cray_XD1_Datasheet.pdf.
[10]
Cray XT5 h Hybrid HPC Ssystem. www.cray.com/products/xt5/index.html.
[11]
Direct Connected Processor (DCP) Architecture. www.cray.com/products/xd1/architecture.html.
[12]
A. Dewey and A. J. de Geus. VHDL: Toward a Unified View of Design. IEEE Des. Test, 9(2):8--17, 1992.
[13]
W. R. Elwasif, B. R. Norris, B. A. Allan, and R. C. Armstrong. Bocca: a development environment for HPC components. In CompFrame '07: Proceedings of the 2007 symposium on Component and framework technology in high-performance and scientific computing, pages 21--30, New York, NY, USA, 2007. ACM.
[14]
J. Feo, D. Harper, S. Kahan, and P. Konecny. ELDORADO. In CF '05: Proceedings of the 2nd conference on Computing frontiers, pages 28--34, New York, NY, USA, 2005. ACM.
[15]
D. Göddeke, R. Strzodka, J. Mohd-Yusof, P. McCormick, S. H. M. Buijssen, M. Grajewski, and S. Turek. Exploring weak scalability for FEM calculations on a GPU-enhanced cluster. Parallel Comput., 33(10--11):685--699, 2007.
[16]
M. B. Gokhale and P. S. Graham. Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays. Springer, The Netherlands, 2005.
[17]
Handel-C Compiler & Development Environment. www.celoxica.com/products/dk/default.asp.
[18]
Los Alamos National Laboratory. Roadrunner HPC System. www.lanl.gov/orgs/hpc/roadrunner/index.shtml.
[19]
Los Alamos National Laboratory. Roadrunner System Overview. www.lanl.gov/orgs/hpc/roadrunner/rrperfassess.shtml.
[20]
J. M. Malard, A. Heredia-Langner, D. J. Baxter, K. H. Jarman, and W. R. Cannon. Constrained de novo peptide identification via multi-objective optimization. In Proceedings of the 18th International Parallel and Distributed Processing Symposium, page 191a, Santa Fe, NM, 2004. IEEE Computer Society.
[21]
SGI Reconfigurable Application Specific Computing technology. www.sgi.com/products/rasc.
[22]
M. C. Smith, J. S. Vetter, and X. Liang. Accelerating Scientific Applications with the SRC-6 Reconfigurable Computer: Methodologies and Analysis. In IPDPS '05: Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) -- Workshop 3, page 157.2, Washington, DC, USA, 2005. IEEE Computer Society.
[23]
G. Spivey, S. Bhattacharyya, and K. Nakajima. A component architecture for FPGA-based, DSP system design. In Proceedings of the 2002 IEEE International Conference on Application-Specific Systems, Architectures and Processors, pages 41--51, 2002.
[24]
SRC MAP product line. www.srccomp.com/Products.htm.
[25]
Tokyo Institute of Technology. Tsubame HPC System. www.gsic.titech.ac.jp/~ccwww.
[26]
J. L. Tripp, A. A. Hanson, M. Gokhale, and H. Mortveit. Partitioning Hardware and Software for Reconfigurable Supercomputing Applications: A Case Study. In SC '05: Proceedings of the 2005 ACM/IEEE conference on Supercomputing, page 27, Washington, DC, USA, 2005. IEEE Computer Society.
[27]
S. Williams, J. Shalf, L. Oliker, S. Kamil, P. Husbands, and K. Yelick. Scientific computing kernels on the Cell processor. Int. J. Parallel Program., 35(3):263--298, 2007.
Recommendations
Hardware accelerated FPGA placement
A key advantage of field-programmable gate arrays (FPGAs) over full-custom and semi-custom devices is that they provide relatively quick implementation from concept to physical realization. However, as modern FPGAs reach close to one million logic ...
Hardware-accelerated design space exploration framework for communication systems
The efficient hardware implementation of signal processing algorithms requires a rigid characterization of the interdependencies between system parameters and hardware costs. Pure software simulation of bit-true implementations of algorithms with high ...
Hardware Accelerated Crypto Merge Sort: MEMOCODE 2008 Design Contest
MEMOCODE '08: Proceedings of the Sixth ACM/IEEE International Conference on Formal Methods and Models for Co-DesignThis paper describes the hardware accelerated crypto sorter design submission for the MEMOCODE 2008 HW/SW co-design contest. The goal was to sort an encrypted database of records partitioning the problem between a PowerPC processor and the dedicated ...
Comments
Information & Contributors
Information
Published In
October 2008
9 pages
Copyright © 2008 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 16 October 2008
Check for updates
Qualifiers
- Research-article
Conference
CBHPC '08
Sponsor:
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 171Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 17 Oct 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in