poster

Topology aware task mapping techniques: an api and case study

Authors:

Abhinav Bhatelé,

Eric Bohm,

Laxmikant V. KaléAuthors Info & Claims

PPoPP '09: Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming

Pages 301 - 302

https://doi.org/10.1145/1504176.1504225

Published: 14 February 2009 Publication History

Get Access

Abstract

Optimal network performance is critical to efficient parallel scaling for communication-bound applications on large machines. With wormhole routing, no-load latencies do not increase significantly with number of hops traveled. Yet, we, and others have recently shown that in presence of contention, message latencies can grow substantially large. Hence task mapping strategies should take the topology of the machine into account on large machines. This poster presents a uniform API which provides topology information on 3D tori like IBM Blue Gene and Cray XT machines. We present techniques to use this API to improve performance. The API can be used by user-level codes to obtain information about allocated partitions at runtime which is essential for mapping.

We motivate why it is important to consider network topology, using a simple 3D Stencil kernel. We then present mapping strategies for a production code, OpenAtom, running on three-dimensional torus and mesh topologies. OpenAtom presents complex communication scenarios of interaction between multiple groups of objects. Results are presented in the context of 3D Stencil and OpenAtom on up to 16,384 processors of Blue Gene/L, 8,192 processors of Blue Gene/P and 2,048 processors of Cray XT3.

References

[1]

P. A, H. MS, and C. R. Interface structure between silicon and its oxide by first-principles molecular dynamics. Nature, 396:58, 1998.

Crossref

Google Scholar

[2]

R. I. Greenberg and H.-C. Oh. Universal wormhole routing. IEEE Transactions on Parallel and Distributed Systems, 08(3):254--262, 1997.

Digital Library

Google Scholar

[3]

L. Kalé and S. Krishnan. CHARM++: A Portable Concurrent Object Oriented System Based on C++. In A. Paepcke, editor, Proceedings of OOPSLA'93, pages 91--108. ACM Press, September 1993.

Digital Library

Google Scholar

[4]

D. S. L and C. P. Serine proteases: An ab initio molecular dynamics study. Proteins, 37:611, 1999.

Crossref

Google Scholar

[5]

L. M. Ni and P. K. McKinley. A survey of wormhole routing techniques in direct networks. Computer, 26(2):62--76, 1993.

Digital Library

Google Scholar

Cited By

View all

Georgiou YJeannot EMercier GVilliermet A(2018)Topology-aware job mappingInternational Journal of High Performance Computing Applications10.5555/3195474.319547632:1(14-27)Online publication date: 1-Jan-2018
https://dl.acm.org/doi/10.5555/3195474.3195476
Fan PChen ZWang JZheng ZLyu M(2012)Topology-Aware Deployment of Scientific Applications in Cloud ComputingProceedings of the 2012 IEEE Fifth International Conference on Cloud Computing10.1109/CLOUD.2012.70(319-326)Online publication date: 24-Jun-2012
https://dl.acm.org/doi/10.1109/CLOUD.2012.70
Yang WYu J(2024)Trade-off topology design for hierarchical network based on job characteristicsCCF Transactions on High Performance Computing10.1007/s42514-024-00193-zOnline publication date: 21-May-2024
https://doi.org/10.1007/s42514-024-00193-z
Show More Cited By

Index Terms

Topology aware task mapping techniques: an api and case study
1. Networks
  1. Network properties
    1. Network structure
2. Software and its engineering
  1. Software notations and tools
    1. Software libraries and repositories

Recommendations

Topology aware task mapping techniques: an api and case study
PPoPP '09

Optimal network performance is critical to efficient parallel scaling for communication-bound applications on large machines. With wormhole routing, no-load latencies do not increase significantly with number of hops traveled. Yet, we, and others have ...
Triplet-based topology for on-chip networks

Most CMPs use on-chip network to connect cores and tend to integrate more simple cores on a single die. As the number of cores increases, on-chip network will play an important role in the performance of future CMPs. Due to the tradeoff between the ...
Flattened Butterfly Topology for On-Chip Networks

With the trend towards increasing number of cores in a multicore processors, the on-chip network that connects the cores needs to scale efficiently. In this work, we propose the use of high-radix networks in on-chip networks and describe how the ...

Comments

Information & Contributors

Information

Published In

PPoPP '09: Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming

February 2009

322 pages

ISBN:9781605583976

DOI:10.1145/1504176

General Chair:
Daniel Reed
Microsoft Research, USA
,
Program Chair:
Vivek Sarkar
Rice University, USA

ACM SIGPLAN Notices Volume 44, Issue 4
PPoPP '09
April 2009
294 pages
ISSN:0362-1340
EISSN:1558-1160
DOI:10.1145/1594835
Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 14 February 2009

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Poster

Conference

PPoPP09

Sponsor:

PPoPP09: ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming

February 14 - 18, 2009

NC, Raleigh, USA

Acceptance Rates

Overall Acceptance Rate 230 of 1,014 submissions, 23%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
355
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Georgiou YJeannot EMercier GVilliermet A(2018)Topology-aware job mappingInternational Journal of High Performance Computing Applications10.5555/3195474.319547632:1(14-27)Online publication date: 1-Jan-2018
https://dl.acm.org/doi/10.5555/3195474.3195476
Fan PChen ZWang JZheng ZLyu M(2012)Topology-Aware Deployment of Scientific Applications in Cloud ComputingProceedings of the 2012 IEEE Fifth International Conference on Cloud Computing10.1109/CLOUD.2012.70(319-326)Online publication date: 24-Jun-2012
https://dl.acm.org/doi/10.1109/CLOUD.2012.70
Yang WYu J(2024)Trade-off topology design for hierarchical network based on job characteristicsCCF Transactions on High Performance Computing10.1007/s42514-024-00193-zOnline publication date: 21-May-2024
https://doi.org/10.1007/s42514-024-00193-z
Georgiou YJeannot EMercier GVilliermet A(2017)Topology-aware job mappingThe International Journal of High Performance Computing Applications10.1177/109434201772706132:1(14-27)Online publication date: 22-Sep-2017
https://doi.org/10.1177/1094342017727061
Georgiou YJeannot EMercier GVilliermet A(2017)Topology-aware resource management for HPC applicationsProceedings of the 18th International Conference on Distributed Computing and Networking10.1145/3007748.3007768(1-10)Online publication date: 5-Jan-2017
https://dl.acm.org/doi/10.1145/3007748.3007768
Fan PChen ZWang JZheng ZLyu M(2014)A topology-aware method for scientific application deployment on cloudInternational Journal of Web and Grid Services10.1504/IJWGS.2014.06493710:4(338-370)Online publication date: 1-Sep-2014
https://dl.acm.org/doi/10.1504/IJWGS.2014.064937
Georgiou YHautreux M(2013)Evaluating Scalability and Efficiency of the Resource and Job Management System on Large HPC ClustersJob Scheduling Strategies for Parallel Processing10.1007/978-3-642-35867-8_8(134-156)Online publication date: 2013
https://doi.org/10.1007/978-3-642-35867-8_8
Hoefler TGropp WThakur RTräff J(2010)Toward performance models of MPI implementations for understanding application scaling issuesProceedings of the 17th European MPI users' group meeting conference on Recent advances in the message passing interface10.5555/1894122.1894126(21-30)Online publication date: 12-Sep-2010
https://dl.acm.org/doi/10.5555/1894122.1894126
Hoefler TGropp WThakur RTräff J(2010)Toward Performance Models of MPI Implementations for Understanding Application Scaling IssuesRecent Advances in the Message Passing Interface10.1007/978-3-642-15646-5_3(21-30)Online publication date: 2010
https://doi.org/10.1007/978-3-642-15646-5_3

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Topology aware task mapping techniques: an api and case study

Triplet-based topology for on-chip networks

Flattened Butterfly Topology for On-Chip Networks