research-article

Dynamic power gating with quality guarantees

Authors:

Anita Lungu,

Pradip Bose,

Alper Buyuktosunoglu,

Daniel J. SorinAuthors Info & Claims

ISLPED '09: Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design

Pages 377 - 382

https://doi.org/10.1145/1594233.1594331

Published: 19 August 2009 Publication History

Publisher Site Get Access

Abstract

Power gating is usually driven by a predictive control, and frequent mispredictions can counter-productively lead to a large increase in energy consumption. This energy vulnerability could be exploited by malicious applications such as a power virus, or it may be exposed by regular applications containing repetitive mispredictions patterns. We propose counteracting this vulnerability by using a guard mechanism to prevent power overruns.

References

[1]

S. Dropsho, V. Kursun, D. H. Albonesi, S. Dwarkadas, and E. G. Friedman. Managing Static Leakage Energy in Microprocessor Functional Units. In Proc. of the 35th Annual International Symposium on Microarchitecture, Nov. 2002.

Digital Library

Google Scholar

[2]

Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, P. Bose, and H. Jacobson. Microarchitectural Techniques for Power Gating of Execution Units. In Proc. of the International Symposium on Low Power Electronics and Design, Aug. 2004.

Digital Library

Google Scholar

[3]

H. Jiang, M. Marek-Sadowska, and S. R. Nassif. Benefits and Costs of Power-Gating Technique. In Proc. of the International Conference on Computer Design, 2005.

Digital Library

Google Scholar

[4]

R. Kumar and G. Hinton. A Family of 45nm IA Processors. In Proc. of the International Solid-State Circuits Conference, Feb. 2009.

Crossref

Google Scholar

[5]

H. Q. Le et al. IBM POWER6 Microarchitecture. IBM Journal of Research and Development, 51(6), 2007.

Digital Library

Google Scholar

[6]

S. G. Narendra and A. Chandrakasan, editors. Leakage in Nanometer CMOS Technologies. Springer-Verlag, 2006.

Digital Library

Google Scholar

[7]

S. Rele, S. Pande, S. Onder, and R. Gupta. Optimizing Static Power Dissipation by Functional Units in Superscalar Processors. In Proc. of the International Conference on Compiler Construction, Apr. 2002.

Digital Library

Google Scholar

[8]

J. W. Tschanz et al. Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage. IEEE Journal of Solid-State Circuits, 37(11), Nov. 2002.

Crossref

Google Scholar

[9]

Y. Ye, S. Borkar, and V. De. A New Technique for Standby Leakage Reduction in High-Performance Circuits. In Proc. of the Symposium on VLSI Circuits, 1998.

Crossref

Google Scholar

[10]

A. Youssef, M. Anis, and M. Elmasry. Dynamic Standby Prediction for Leakage Tolerant Microprocessor Functional Units. In Proc. of the 39th Annual International Symposium on Microarchitecture, Dec. 2006.

Digital Library

Google Scholar

[11]

H. Zeng et al. ECOSystem: Managing Energy as a First Class Operating System Resource. In Proc. of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2002.

Digital Library

Google Scholar

Cited By

View all

Ouyang YCao CWang QHuang Z(2024)Applying SMART-Based Power Gating Approach in NoC SystemJournal of Circuits, Systems and Computers10.1142/S021812662450172X33:10Online publication date: 3-Jan-2024
https://doi.org/10.1142/S021812662450172X
Ouyang YChen ZXu DLiang H(2024)SPONGE+: A NoC-based power gating scheme for overall router column opening and closing controlMicroelectronics Journal10.1016/j.mejo.2024.106234149(106234)Online publication date: Jul-2024
https://doi.org/10.1016/j.mejo.2024.106234
Gulafshan GKumar RKhan DAmara SMassoud Y(2023)Power Efficient Image Processing with TMR Tunable Hybrid Approximate Adders2023 IEEE 23rd International Conference on Nanotechnology (NANO)10.1109/NANO58406.2023.10231223(556-561)Online publication date: 2-Jul-2023
https://doi.org/10.1109/NANO58406.2023.10231223
Show More Cited By

Index Terms

Dynamic power gating with quality guarantees
1. Computer systems organization
  1. Architectures
    1. Serial architectures
      1. Pipeline computing

Recommendations

Microarchitectural techniques for power gating of execution units
ISLPED '04: Proceedings of the 2004 international symposium on Low power electronics and design

Leakage power is a major concern in current and future microprocessor designs. In this paper, we explore the potential of architectural techniques to reduce leakage through power-gating of execution units. This paper first develops parameterized ...
Standby and dynamic power minimization using enhanced hybrid power gating structure for deep-submicron CMOS VLSI

Scaling down of CMOS Technology reduces supply voltage which helps evade device botch caused by high electric fields in the conducting channel under the gate and gate oxide. Voltage scaling lessens circuit power consumption but increases delay of logic ...
The challenges of implementing fine-grained power gating
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSI

Power consumption in digital systems, especially in portable devices, is a crucial design factor. Due to downscaling of technology, dynamic switching power is not the only relevant source of power consumption anymore as power dissipation caused by ...

Comments

Information & Contributors

Information

Published In

ISLPED '09: Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design

August 2009

452 pages

ISBN:9781605586847

DOI:10.1145/1594233

General Chairs:
Jörg Henkel
University of Karlsruhe
,
Ali Keshavarzi
Taiwan Semiconductor Manufacturing Company
,
Program Chairs:
Naehyuck Chang
Seoul National University
,
Tahir Ghani
Intel Corporation

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 19 August 2009

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ISLPED'09

Sponsor:

ISLPED'09: International Symposium on Low Power Electronics and Design

August 19 - 21, 2009

CA, San Fancisco, USA

Acceptance Rates

ISLPED '09 Paper Acceptance Rate 72 of 208 submissions, 35%;

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

64
Total Citations
View Citations
509
Total Downloads

Downloads (Last 12 months)14
Downloads (Last 6 weeks)0

Reflects downloads up to 23 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Ouyang YCao CWang QHuang Z(2024)Applying SMART-Based Power Gating Approach in NoC SystemJournal of Circuits, Systems and Computers10.1142/S021812662450172X33:10Online publication date: 3-Jan-2024
https://doi.org/10.1142/S021812662450172X
Ouyang YChen ZXu DLiang H(2024)SPONGE+: A NoC-based power gating scheme for overall router column opening and closing controlMicroelectronics Journal10.1016/j.mejo.2024.106234149(106234)Online publication date: Jul-2024
https://doi.org/10.1016/j.mejo.2024.106234
Gulafshan GKumar RKhan DAmara SMassoud Y(2023)Power Efficient Image Processing with TMR Tunable Hybrid Approximate Adders2023 IEEE 23rd International Conference on Nanotechnology (NANO)10.1109/NANO58406.2023.10231223(556-561)Online publication date: 2-Jul-2023
https://doi.org/10.1109/NANO58406.2023.10231223
Jangra PDuhan M(2022)A Review on Emerging Spintronic Devices: CMOS Counterparts2022 7th International Conference on Communication and Electronics Systems (ICCES)10.1109/ICCES54183.2022.9835778(90-99)Online publication date: 22-Jun-2022
https://doi.org/10.1109/ICCES54183.2022.9835778
Barla PJoshi VBhat S(2021)Spintronic devices: a promising alternative to CMOS devicesJournal of Computational Electronics10.1007/s10825-020-01648-620:2(805-837)Online publication date: 19-Jan-2021
https://doi.org/10.1007/s10825-020-01648-6
Felzmann IFilho JWanner L(2020)Risk-5: Controlled approximations for RISC-VIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.3012312(1-1)Online publication date: 2020
https://doi.org/10.1109/TCAD.2020.3012312
Najam SAhmed J(2020)Run‐time neuro‐fuzzy type‐2 controller for power optimisation of GP‐GPU architectureIET Circuits, Devices & Systems10.1049/iet-cds.2020.023314:8(1253-1257)Online publication date: 16-Nov-2020
https://doi.org/10.1049/iet-cds.2020.0233
Sadrosadati MEhsani SFalahati HAusavarungnirun RTavakkol AAbaee MOrosa LWang YSarbazi-Azad HMutlu O(2019)ITAPACM Transactions on Architecture and Code Optimization10.1145/329160616:1(1-26)Online publication date: 27-Feb-2019
https://dl.acm.org/doi/10.1145/3291606
Shen TGao DShi YZhuo C(2019)Power Delivery Resonant Virus: Concept and Applications2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)10.1109/ISLPED.2019.8824993(1-6)Online publication date: Jul-2019
https://doi.org/10.1109/ISLPED.2019.8824993
Neelkamal Yadav SKapoor H(2019)Lightweight Message Encoding of Power-Gating Controller for On-Time Wakeup of Gated Router in Network-on-Chip2019 9th International Symposium on Embedded Computing and System Design (ISED)10.1109/ISED48680.2019.9096253(1-6)Online publication date: Dec-2019
https://doi.org/10.1109/ISED48680.2019.9096253
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Microarchitectural techniques for power gating of execution units

Standby and dynamic power minimization using enhanced hybrid power gating structure for deep-submicron CMOS VLSI

The challenges of implementing fine-grained power gating