Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/1629395.1629434acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
research-article

Energy-aware probabilistic multiplier: design and analysis

Published: 11 October 2009 Publication History

Abstract

Probabilistic CMOS is considered to be a promising technology for substantial energy savings for computing devices, such as DSPs and graphics chips. The basic principle is to relax the energy requirement by allowing possibly incorrect computation results. For devices with probabilistic components, energy should be assigned to each component wisely, in order to achieve a good trade-off between energy consumption and correctness of the outputs. Recently, a few schemes have been proposed for energy assignment of ripple-carry adders, which are often based on intuitive arguments. In the present paper, we extend the idea of energy assignment to probabilistic multipliers. We focus on a fundamental type of multipliers, known as array multipliers. We derive some analytical results. Guided by these results, we devise an energy assignment scheme. We also find that energy assignment for array multipliers and ripple-carry adders can be quite different, due to differences in their structures. To our best knowledge, our work here is the first attempt in the literature to consider energy assignment for multipliers. Some examples, including digital image enhancement, are presented to demonstrate the effectiveness of the proposed scheme.

References

[1]
D. P. Bertsekas. Nonlinear Programming. Athena Scientific, Belmont, Massachusetts, 2nd edition, 1999.
[2]
L. N. Chakrapani, K. K. Muntimadugu, A. Lingamneni, J. George, and K. V. Palem. Highly energy and performance efficient embedded computing through approximately correct arithmetic: A mathematical foundation and preliminary experimental validation. In Proceedings of The 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pages 187--196, 2008.
[3]
S. Cheemalavagu, P. Korkmaz, K. V. Palem, B. E. S. Akgul, and L. N. Chakrapani. A probabilistic CMOS switch and its realization by exploiting noise. In Proceedings of The IFIP International Conference on Very Large Scale Integration, 2005.
[4]
J. George, B. Marr, B. E. S. Akgul, and K. V. Palem. Probabilistic arithmetic and energy efficient embedded signal processing. In Proceedings of the 2006 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pages 158--168, 2006.
[5]
S.-M. Kang and Y. Leblebici. CMOS Digital Integrated Circuits: Analysis and Design. McGraw-Hill Professional, 3rd edition, 2002.
[6]
P. Korkmaz, B. E. S. Akgul, and K. V. Palem. Energy, performance, and probability tradeoffs for energy-efficient probabilistic CMOS circuits. IEEE Transactions on Circuits and Systems I, 55(8):2249--2262, September 2008.
[7]
M. S. K. Lau, K. V. Ling, and Y. C. Chu. A mathematical model of probabilistic ripple-carry adder. Technical report, School of EEE, Nanyang Technological University, July 2008.
[8]
C. D. Motchenbacker and J. A. Connelly. Low-Noise Electronic System Design. John Wiley&Sons, Inc., New York, 1993.
[9]
K. V. Palem. Energy aware computing through probabilistic switching: A study of limits. IEEE Transactions on Computers, 54(9):1123--1137, September 2005.
[10]
K. L. Shepard and V. Narayanan. Conquering noise in deep-submicron digital ICs. IEEE Design and Test of Computers, 15(1):51--62, January-March 1998.
[11]
B. Wilkinson. Digtial System Design. Prentice Hall, 2nd edition, 1992.

Cited By

View all
  • (2025)SEAM: A synergetic energy-efficient approximate multiplier for application demanding substantial computational resourcesIntegration10.1016/j.vlsi.2024.102337101(102337)Online publication date: Mar-2025
  • (2024)HEAD: High-Speed Approximate HEterogeneous ADder for Error-Resilient ApplicationsJournal of Circuits, Systems and Computers10.1142/S0218126625500070Online publication date: 31-Aug-2024
  • (2024)Enabling Voltage Over-Scaling in Multiplierless DSP Architectures via Algorithm-Hardware Co-DesignIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.330860732:2(219-230)Online publication date: Feb-2024
  • Show More Cited By

Index Terms

  1. Energy-aware probabilistic multiplier: design and analysis

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      CASES '09: Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems
      October 2009
      298 pages
      ISBN:9781605586267
      DOI:10.1145/1629395
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Sponsors

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 11 October 2009

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. multiplier
      2. optimization
      3. probabilistic computation
      4. voltage scaling

      Qualifiers

      • Research-article

      Conference

      ESWeek '09
      ESWeek '09: Fifth Embedded Systems Week
      October 11 - 16, 2009
      Grenoble, France

      Acceptance Rates

      Overall Acceptance Rate 52 of 230 submissions, 23%

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)38
      • Downloads (Last 6 weeks)7
      Reflects downloads up to 25 Feb 2025

      Other Metrics

      Citations

      Cited By

      View all
      • (2025)SEAM: A synergetic energy-efficient approximate multiplier for application demanding substantial computational resourcesIntegration10.1016/j.vlsi.2024.102337101(102337)Online publication date: Mar-2025
      • (2024)HEAD: High-Speed Approximate HEterogeneous ADder for Error-Resilient ApplicationsJournal of Circuits, Systems and Computers10.1142/S0218126625500070Online publication date: 31-Aug-2024
      • (2024)Enabling Voltage Over-Scaling in Multiplierless DSP Architectures via Algorithm-Hardware Co-DesignIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.330860732:2(219-230)Online publication date: Feb-2024
      • (2024)Hardware-Efficient Multipliers With FPGA-Based Approximation for Error-Resilient ApplicationsIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2024.341620471:12(5919-5930)Online publication date: Dec-2024
      • (2024)Low-Biased Probabilistic Multipliers using Complementary Inaccurate CompressorsDigital Signal Processing10.1016/j.dsp.2023.104364(104364)Online publication date: Jan-2024
      • (2023)A Survey on Approximate Multiplier Designs for Energy Efficiency: From Algorithms to CircuitsACM Transactions on Design Automation of Electronic Systems10.1145/361029129:1(1-37)Online publication date: 24-Jul-2023
      • (2023)An Energy-Efficient Generic Accuracy Configurable Multiplier Based on Block-Level Voltage OverscalingIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2023.327941911:4(851-867)Online publication date: Oct-2023
      • (2023)Low-Power Approximate Multiplier Architecture for Error Resilient Applications2023 11th International Conference on Intelligent Systems and Embedded Design (ISED)10.1109/ISED59382.2023.10444585(1-5)Online publication date: 15-Dec-2023
      • (2023)Low-Power Approximate Adder Architecture for Image Processing Applications2023 4th International Conference on Computing and Communication Systems (I3CS)10.1109/I3CS58314.2023.10127377(1-5)Online publication date: 16-Mar-2023
      • (2023)Estimated Computing for Effective Configurable AdderProceedings of Fourth International Conference on Communication, Computing and Electronics Systems10.1007/978-981-19-7753-4_9(103-110)Online publication date: 15-Mar-2023
      • Show More Cited By

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Figures

      Tables

      Media

      Share

      Share

      Share this Publication link

      Share on social media