research-article

The Scalable Heterogeneous Computing (SHOC) benchmark suite

Authors:

Vinod Tipparaju, and

Jeffrey S. VetterAuthors Info & Claims

GPGPU-3: Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units

March 2010

Pages 63 - 74

https://doi.org/10.1145/1735688.1735702

Published: 14 March 2010 Publication History

Get Access

Abstract

Scalable heterogeneous computing systems, which are composed of a mix of compute devices, such as commodity multicore processors, graphics processors, reconfigurable processors, and others, are gaining attention as one approach to continuing performance improvement while managing the new challenge of energy efficiency. As these systems become more common, it is important to be able to compare and contrast architectural designs and programming systems in a fair and open forum. To this end, we have designed the Scalable HeterOgeneous Computing benchmark suite (SHOC). SHOC's initial focus is on systems containing graphics processing units (GPUs) and multi-core processors, and on the new OpenCL programming standard. SHOC is a spectrum of programs that test the performance and stability of these scalable heterogeneous computing systems. At the lowest level, SHOC uses microbenchmarks to assess architectural features of the system. At higher levels, SHOC uses application kernels to determine system-wide performance including many system features such as intranode and internode communication among devices. SHOC includes benchmark implementations in both OpenCL and CUDA in order to provide a comparison of these programming models.

References

[1]

3DMark. http://www.futuremark.com/benchmarks/3dmarkvantage.

Google Scholar

[2]

Crysis. http://www.ea.com/games/crysis.

Google Scholar

[3]

D3D RightMark. http://3d.rightmark.org/.

Google Scholar

[4]

Parboil Benchmark suite. http://impact.crhc.illinois.edu/parboil.php.

Google Scholar

[5]

TOP500 Supercomputing Sites. http://www.top500.org/.

Google Scholar

[6]

Great Internet Mersenne Prime Search (GIMPS), 2010. http://www.mersenne.org.

Google Scholar

[7]

Accelereyes. Jacket GBENCH. http://www.accelereyes.com/gbench.

Google Scholar

[8]

S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron. Rodinia: A benchmark suite for heterogeneous computing. In Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC '09), pages 44--54, Austin, TX, USA, 2009. IEEE.

Digital Library

Google Scholar

[9]

P. R. Luszczek, D. H. Bailey, J. J. Dongarra, J. Kepner, R. F. Lucas, R. Rabenseifner, and D. Takahashi. The HPC challenge (HPCC) benchmark suite. In SC '06: Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, New York, NY, USA, 2006. ACM.

Digital Library

Google Scholar

[10]

N. Satish, M. Harris, and M. Garland. Designing efficient sorting algorithms for manycore GPUs. In Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS 2009), Los Alamitos, CA, USA, 2009. IEEE Computer Society.

Digital Library

Google Scholar

[11]

S. Sengupta, M. Harris, Y. Zhang, and J. D. Owens. Scan primitives for GPU computing. In GH '07: Proceedings of the 22nd ACM SIGGRAPH/EUROGRAPHICS Symposium on Graphics Hardware, pages 97--106, Aire-la-Ville, Switzerland, 2007. Eurographics Association.

Digital Library

Google Scholar

[12]

The Khronos Group. The OpenCL Specification, Version 1.0, Document Revision 43, 2009.

Google Scholar

[13]

V. Volkov and J. W. Demmel. Benchmarking GPUs to tune dense linear algebra. In SC '08: Proceedings of the 2008 ACM/IEEE conference on Supercomputing, pages 1--11, Piscataway, NJ, USA, 2008. IEEE Press.

Digital Library

Google Scholar

[14]

V. Volkov and B. Kazian. Fitting FFT onto the G80 architecture, 2008. http://www.cs.berkeley.edu/~kubitron/courses/cs258-S08/projects/reports/project6_report.pdf.

Google Scholar

Cited By

View all

Gouk DKang SBae HRyu ELee SKim DJang JJung M(2024)Breaking Barriers: Expanding GPU Memory with Sub-Two Digit Nanosecond Latency CXL ControllerProceedings of the 16th ACM Workshop on Hot Topics in Storage and File Systems10.1145/3655038.3665953(108-115)Online publication date: 8-Jul-2024
https://dl.acm.org/doi/10.1145/3655038.3665953
Crisci LCarpentieri LThoman PAlpay AHeuveline VCosenza B(2024)SYCL-Bench 2020: Benchmarking SYCL 2020 on AMD, Intel, and NVIDIA GPUsProceedings of the 12th International Workshop on OpenCL and SYCL10.1145/3648115.3648120(1-12)Online publication date: 8-Apr-2024
https://dl.acm.org/doi/10.1145/3648115.3648120
Trochatos TEtim ASzefer J(2024)Covert-channels in FPGA-enabled SmartSSDsACM Transactions on Reconfigurable Technology and Systems10.1145/363531217:2(1-23)Online publication date: 30-Apr-2024
https://dl.acm.org/doi/10.1145/3635312
Show More Cited By

Index Terms

The Scalable Heterogeneous Computing (SHOC) benchmark suite
1. Computer systems organization
  1. Architectures
    1. Other architectures
2. Hardware
  1. Robustness

Recommendations

On the Efficacy of a Fused CPU+GPU Processor (or APU) for Parallel Computing
SAAHPC '11: Proceedings of the 2011 Symposium on Application Accelerators in High-Performance Computing

The graphics processing unit (GPU) has made significant strides as an accelerator in parallel computing. However, because the GPU has resided out on PCIe as a discrete device, the performance of GPU applications can be bottlenecked by data transfers ...
Read More
A performance study of general-purpose applications on graphics processors using CUDA

Graphics processors (GPUs) provide a vast number of simple, data-parallel, deeply multithreaded cores and high memory bandwidths. GPU architectures are becoming increasingly programmable, offering the potential for dramatic speedups for a variety of ...
Read More
Examining recent many-core architectures and programming models using SHOC
PMBS '15: Proceedings of the 6th International Workshop on Performance Modeling, Benchmarking, and Simulation of High Performance Computing Systems

The Scalable HeterOgeneous Computing (SHOC) benchmark suite was released in 2010 as a tool to evaluate the stability and performance of emerging heterogeneous architectures and to compare different programming models for compute devices used in those ...
Read More

Comments

Information & Contributors

Information

Published In

GPGPU-3: Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units

March 2010

124 pages

ISBN:9781605589350

DOI:10.1145/1735688

General Chairs:
David Kaeli
Northeastern University, Boston, MA
,
Miriam Leeser
Northeastern University, Boston, MA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 14 March 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

GPGPU-3

GPGPU-3: Third Workshop on General-Purpose Computation on Graphics Processing Units

March 14, 2010

Pennsylvania, Pittsburgh, USA

Acceptance Rates

Overall Acceptance Rate 57 of 129 submissions, 44%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

499
Total Citations
View Citations
2,714
Total Downloads

Downloads (Last 12 months)153
Downloads (Last 6 weeks)19

Other Metrics

View Author Metrics

Citations

Cited By

View all

Gouk DKang SBae HRyu ELee SKim DJang JJung M(2024)Breaking Barriers: Expanding GPU Memory with Sub-Two Digit Nanosecond Latency CXL ControllerProceedings of the 16th ACM Workshop on Hot Topics in Storage and File Systems10.1145/3655038.3665953(108-115)Online publication date: 8-Jul-2024
https://dl.acm.org/doi/10.1145/3655038.3665953
Crisci LCarpentieri LThoman PAlpay AHeuveline VCosenza B(2024)SYCL-Bench 2020: Benchmarking SYCL 2020 on AMD, Intel, and NVIDIA GPUsProceedings of the 12th International Workshop on OpenCL and SYCL10.1145/3648115.3648120(1-12)Online publication date: 8-Apr-2024
https://dl.acm.org/doi/10.1145/3648115.3648120
Trochatos TEtim ASzefer J(2024)Covert-channels in FPGA-enabled SmartSSDsACM Transactions on Reconfigurable Technology and Systems10.1145/363531217:2(1-23)Online publication date: 30-Apr-2024
https://dl.acm.org/doi/10.1145/3635312
Priya AChoudhury RPatni SSharma HMohanty MNarayanam KDevi UMoogi PPatil PParag P(2024)Energy-minimizing workload splitting and frequency selection for guaranteed performance over heterogeneous coresProceedings of the 15th ACM International Conference on Future and Sustainable Energy Systems10.1145/3632775.3661968(308-322)Online publication date: 4-Jun-2024
https://dl.acm.org/doi/10.1145/3632775.3661968
Cheng JCoward SChelini LBarbalho RDrane TTsafrir DMusuvathi MGupta RAbu-Ghazaleh N(2024)SEER: Super-Optimization Explorer for High-Level Synthesis using E-graph RewritingProceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 210.1145/3620665.3640392(1029-1044)Online publication date: 27-Apr-2024
https://dl.acm.org/doi/10.1145/3620665.3640392
Frachtenberg EMittal VBruel PFaloutsos MMilojicic D(2024)The Distribution Is the PerformanceComputer10.1109/MC.2024.336244857:4(143-149)Online publication date: Apr-2024
https://doi.org/10.1109/MC.2024.3362448
Wang YLi BJaleel AYang JTang X(2024)GRIT: Enhancing Multi-GPU Performance with Fine-Grained Dynamic Page Placement2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA)10.1109/HPCA57654.2024.00085(1080-1094)Online publication date: 2-Mar-2024
https://doi.org/10.1109/HPCA57654.2024.00085
Na SKim JLee SHuh J(2024)Supporting Secure Multi-GPU Computing with Dynamic and Batched Metadata Management2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA)10.1109/HPCA57654.2024.00025(204-217)Online publication date: 2-Mar-2024
https://doi.org/10.1109/HPCA57654.2024.00025
Kumar VRanjbar BKumar A(2024)Utilizing Machine Learning Techniques for Worst-Case Execution Time Estimation on GPU ArchitecturesIEEE Access10.1109/ACCESS.2024.337901812(41464-41478)Online publication date: 2024
https://doi.org/10.1109/ACCESS.2024.3379018
Mustafa DAlkhasawneh RObeidat FShatnawi A(2024)MIMD Programs Execution Support on SIMD Machines: A Holistic SurveyIEEE Access10.1109/ACCESS.2024.337299012(34354-34377)Online publication date: 2024
https://doi.org/10.1109/ACCESS.2024.3372990
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

On the Efficacy of a Fused CPU+GPU Processor (or APU) for Parallel Computing

A performance study of general-purpose applications on graphics processors using CUDA

Examining recent many-core architectures and programming models using SHOC