Design and analysis of a hybrid encoded low power multiplier with reduced transition activity technique
Abstract
Multiplication is an arithmetic process that is mostly used in Digital Signal Processing (DSP) and communication applications. Efficient implementation of the multipliers is required in many applications. The design of hybrid encoded low power multiplier with Reduced Transition Activity Technique (RTAT) is presented in this paper. The proposed encoding technique reduces the number of switching activity and dynamic power consumption by analyzing the bit patterns in the input data. In this proposed encoding scheme, the operation is executed depends upon the number of 1's and its position in the multiplier data. The architecture of the proposed multiplier is designed using a low power full adder which consumes less power than the other adder architectures. The switching activity of the proposed multiplier has been reduced by 86% and 46% compared with conventional and Booth multiplier respectively. It is observed from the device level simulation using TANNER 12.6 EDA that the power consumption of the proposed multiplier has been reduced by 87% and 26% compared with conventional and Booth multiplier.
References
[1]
Benini, L., Micheli, G. D. Macii, A., Macii, E., Poncino, M., and Scarsi, R. 2000. Glitching power minimization by selective gate freezing. IEEE Transaction on Very Large Scale Integration. (VLSI) System, vol. 8, no. 3, pp. 287--297.
[2]
Bui, H. T., Wang, Y., and Jiang, Y. 2002. Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates. IEEE Transaction on Circuits & System II, Analog Digital Signal Processing vol. 49, no. 1, pp. 25--30.
[3]
Chandrakasan, A. P., and Brodersen, R. W. 1995. Low Power Digital CMOS Design. Norwell, MA: Kluwer.
[4]
Chang, C. H., Gu, J., Zhang, M. 2005. A review of 0.18-μm full adder performances for tree structured arithmetic circuits. IEEE Transaction on Very Large Scale Integration (VLSI) System vol. 13, no. 6, pp. 686--695.
[5]
Chen, K. H., and Chu, Y. S. 2007. A low power multiplier with spurious power suppression technique. IEEE Transaction on Very Large Scale Integration (VLSI) System. vol. 15, no. 7, pp. 846--850.
[6]
Chen, O., Sheen, R., and Wang, S. 2002. A low power adder operating on effective dynamic data ranges. IEEE Transaction on Very Large Scale Integration (VLSI) System, vol. 10, no. 4, pp. 435--453.
[7]
Chen, O., Wang, S., and Wu, Y. W. 2003. Minimization of switching activities of partial products for designing low-power multipliers. IEEE Transaction on Very Large Scale Integration (VLSI) System, vol. 11, no. 3, pp. 418--433, 2003.
[8]
Choi, J., Jeon, J., and Choi, K. 2000. Power minimization of functional units by partially guarded computation. Proceeding of IEEE International Symposium Low Power Electron Devices, pp. 131--136.
[9]
Gandhi, K., and Mahaptra, N. 2005. Dynamically exploiting frequent operand values for energy efficiency in integer functional units. Proceeding of 18th International conference on VLSI Design, pp. 570--575.
[10]
Henzler, S., Georgakos, G., Berthold, J., and Schmitt-Landsiedel, D. 2004. Fast power-efficient circuit-block switch off scheme. Electronics Letter. vol. 40, no. 2, pp. 103--104.
[11]
Huang, Z., and Ercegovac, M. D. 2001. On signal-gating schemes for low power adders. Proceeding of 35th Asilomar Conference on Signal, Systems & Computer. pp. 867--871.
[12]
Huang, Z., and Ercegovac, M. D. 2005. High performance low power left-to-right array multiplier design. IEEE Transaction on Computer. vol. 54, no. 3, pp. 272--283.
[13]
Ko, U., Balsara, P., and Lee, W. 1995. Low-power design techniques for high-performance CMOS adders. IEEE Transaction on Very Large Scale Integration (VLSI) System. Volume. 3, no. 2, pp. 327--333.
[14]
Shams, A., Darwish, T., and Bayoumi, M. 2002. Performance analysis of low power 1-bit CMOS full adder cells. IEEE Transaction on Very Large Scale Integration (VLSI) System, vol. 10, no. 1, pp. 20--29.
[15]
Song, P. J., and De Micheli, G. 1991. Circuit and architecture trade-offs for high-speed multiplication. IEEE Journal on Solid-State Circuits, Vol. 26, no. 9, pp. 1184--1198.
[16]
Vesterbacka, M. 1999. A 14-transistor CMOS full adder with full voltage swing nodes. Proceeding of IEEE Workshop on Signal Processing Systems, pp. 713--722.
[17]
Wen, M. C., Wang, S. J., and Lin, Y. N. 2005. Low-power parallel multiplier with column by passing. Electronic Letter. vol. 41, no. 12, pp. 581--583.
[18]
Weste, N., and Eshraghian, K. 1993. Principles of CMOS VLSI Design, A System Perspective. Reading, MA: Addison-Wesley
[19]
Zhuang, N., and Hu, H. 1992. A new design of the CMOS full adder. IEEE Journal on Solid-State Circuits, vol. 27, no. 5, pp. 840--844.
Index Terms
- Design and analysis of a hybrid encoded low power multiplier with reduced transition activity technique
Recommendations
Efficient Design for Radix-8 Booth Multiplier and Its Application in Lifting 2-D DWT
In this paper, we present a regular partial product array (PPA) for radix-8 Booth multiplication by removing the extra row with a small overhead complexity. A radix-8 multiplier design is proposed based on the regular PPA which offers a saving of 10.7 % ...
Implementation of Low Power 8-Bit Multiplier Using Gate Diffusion Input Logic
CSE '14: Proceedings of the 2014 IEEE 17th International Conference on Computational Science and EngineeringMultiplier is the most commonly used circuit in digital devices. Multiplication is one of the basic functions used in digital signal processing. Gate Diffusion Input (GDI) logic reduces the power dissipation and area of digital circuits while ...
Low power multipliers based on new hybrid full adders
Five hybrid full adder designs are proposed for low power parallel multipliers. The new adders allow NAND gates to generate most of the multiplier partial product bits instead of AND gates, thereby lowering the power consumption and the total number of ...
Comments
Information & Contributors
Information
Published In
Copyright © 2010 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- UNITECH: Unitech Engineers, India
- AICTE: All India Council for Technical Education
In-Cooperation
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 26 February 2010
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
ICWET '10
Sponsor:
- UNITECH
- AICTE
ICWET '10: International Conference and Workshop on Emerging Trends in Technology
February 26 - 27, 2010
Maharashtra, Mumbai, India
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 78Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)1
Reflects downloads up to 30 Aug 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in