Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/1837274.1837372acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

QuickYield: an efficient global-search based parametric yield estimation with performance constraints

Published: 13 June 2010 Publication History

Abstract

With technology scaling down to 90nm and below, many yield-driven design and optimization methodologies have been proposed to cope with the prominent process variation and to increase the yield. A critical issue that affects the efficiency of those methods is to estimate the yield when given design parameters under variations. Existing methods either use Monte Carlo method in performance domain where thousands of simulations are required, or use local search in parameter domain where a number of simulations are required to characterize the point on the yield boundary defined by performance constraints. To improve efficiency, in this paper we propose QuickYield, a yield surface boundary determination by surface-point finding and global-search. Experiments on a number of different circuits show that for the same accuracy, QuickYield is up to 519X faster compared with the Monte Carlo approach, and up to 4.7X faster compared with YENSS, the fastest approach reported in literature.

References

[1]
P. Cox, P. Yang, and P. Chatterjee, "Statistical modeling for efficient parametric yield estimation of MOS VLSI circuits," in IEDM'83, 1983.
[2]
S. Srivastava and J. Roychowdhury, "Rapid estimation of the probability of SRAM failure due to MOS threshold variations," in CICC '07., 2007.
[3]
C. Gu and J. Roychowdhury, "An efficient, fully nonlinear, variability-aware non-monte-carlo yield estimation procedure with applications to sram cells and ring oscillators," in ASP-DAC '08, 2008.
[4]
S. C. G. Lucas and D. Chen, "Fastyield: Variation-aware, layout-driven simultaneous binding and module selection for performance yield optimization," in ASP-DAC '09, 2009.
[5]
F. Gong, H. Yu, and L. He, "Picap: a parallel and incremental full-chip capacitance extraction considering random process variation," in DAC '09, 2009.
[6]
H. Yu, X. Liu, H. Wang, and S. Tan, "A fast analog mismatch analysis by an incremental and stochastic trajectory piecewise linear macromodel," in ASP-DAC '10, 2010.
[7]
I. Vytyaz, D. C. Lee, S. Lu, A. Mehrotra, U.-K. Moon, and K. Mayaram, "Parameter finding methods for oscillators with a specified oscillation frequency," in DAC '07, 2007.
[8]
I. Vytyaz, P. K. Hanumolu, U.-K. Moon, and K. Mayaram, "Periodic steady-state analysis augmented with design equality constraints," in DATE '08, 2008.
[9]
J. W. K. Kundert and A. Sangiovanni-Vincentelli, "Steady-state methods for simulating analog and microwave circuits," Kluwer Academic Publishers, 1990.

Cited By

View all
  • (2024)Yield Management of Recent IC ChipsHandbook of Emerging Materials for Semiconductor Industry10.1007/978-981-99-6649-3_52(767-779)Online publication date: 27-Jan-2024
  • (2021)High-Density SRAM Read Access Yield Estimation MethodologyIEEE Access10.1109/ACCESS.2021.31117629(128288-128301)Online publication date: 2021
  • (2020)Mating Sensitivity Analysis and Statistical Verification for Efficient Yield EstimationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.288976439:2(294-307)Online publication date: Feb-2020
  • Show More Cited By

Index Terms

  1. QuickYield: an efficient global-search based parametric yield estimation with performance constraints

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    DAC '10: Proceedings of the 47th Design Automation Conference
    June 2010
    1036 pages
    ISBN:9781450300025
    DOI:10.1145/1837274
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 13 June 2010

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. circuit simulation
    2. parametric yield

    Qualifiers

    • Research-article

    Conference

    DAC '10
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

    Upcoming Conference

    DAC '25
    62nd ACM/IEEE Design Automation Conference
    June 22 - 26, 2025
    San Francisco , CA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)2
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 08 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2024)Yield Management of Recent IC ChipsHandbook of Emerging Materials for Semiconductor Industry10.1007/978-981-99-6649-3_52(767-779)Online publication date: 27-Jan-2024
    • (2021)High-Density SRAM Read Access Yield Estimation MethodologyIEEE Access10.1109/ACCESS.2021.31117629(128288-128301)Online publication date: 2021
    • (2020)Mating Sensitivity Analysis and Statistical Verification for Efficient Yield EstimationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.288976439:2(294-307)Online publication date: Feb-2020
    • (2020)Bayesian Methods for the Yield Optimization of Analog and SRAM Circuits2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASP-DAC47756.2020.9045614(440-445)Online publication date: Jan-2020
    • (2018)An Efficient Non-Gaussian Sampling Method for High Sigma SRAM Yield AnalysisACM Transactions on Design Automation of Electronic Systems10.1145/317486623:3(1-23)Online publication date: 16-Mar-2018
    • (2018)Accelerated and Reliable Analog Circuits Yield Analysis Using SMT Solving TechniquesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2017.265180737:3(517-530)Online publication date: Mar-2018
    • (2017)High-Dimensional and Multiple-Failure-Region Importance Sampling for SRAM Yield AnalysisIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.260160625:3(806-819)Online publication date: Mar-2017
    • (2015)Reliable Physical Unclonable Functions Using Data Retention Voltage of SRAM CellsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2015.241828834:6(903-914)Online publication date: Jun-2015
    • (2015)Revisiting delay variations statistically through an example2015 International Semiconductor Conference (CAS)10.1109/SMICND.2015.7355200(179-182)Online publication date: Oct-2015
    • (2015)Statistical analysis of static noise margins2015 European Conference on Circuit Theory and Design (ECCTD)10.1109/ECCTD.2015.7300090(1-4)Online publication date: Aug-2015
    • Show More Cited By

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media