Article

Free access

High-level bit-serial datapath synthesis for multi-FPGA systems

Authors:

Tsuyoshi Isshiki,

Wayne Wei-Ming DaiAuthors Info & Claims

FPGA '95: Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays

Pages 167 - 173

https://doi.org/10.1145/201310.201336

Published: 15 February 1995 Publication History

PDF eReader

References

[1]

P. Bertin, D. Roncin and J. Vuillemin, "Programmable Active Memories- Performance Measurements," Proc. A CM/SIGDA Workshop on Field Programmable Gate Arrays, 1992.

Google Scholar

[2]

P. Bertin and H. Touati, "PAM Programming Environments: Practice and Experience," Proc. IEEE Workshop on FPGAs for Custom Computing Machines, April 1994.

Crossref

Google Scholar

[3]

C.E. Cox and W. E. Blanz, "GANGLION-A Fast Field- Programmble Gate Array Implementation of a Connectionist Classifier," IEEE Solid-State Circuits Vol. 27, No. 3, pp. 288-299, March 1992.

Google Scholar

[4]

C. M. Fiduccia and R. M. Mattheyses, "A Linear-Time Heuristic for Improving Network Partitions," Proc. lSth Design Automation Conference, pp.241-247

Digital Library

Google Scholar

[5]

M. Gokhale, W. Holmes, A. Kopser, S. Lucas, R. Minnich and D. Sweely, "Building and Using a Highly Parallel Programmable Logic Array," IEEE Computers, pp. 81-89, Jan. 1991.

Digital Library

Google Scholar

[6]

Dzung T. Hoang, "Searching Genetic Databases on Splash 2," Proc. IEEE Workshop on FPGAs for Custom Computing Machines, pp. 185-191, April 1993.

Crossref

Google Scholar

[7]

T. Isshiki and W. W.-M. Dai, "High-Performance Datapath Implementation on Field-Programmable Multi- Chip Module (FPMCM)," Proc. dth International Workshop on Field-Programmable Logic and Applications, FPL 'gd, Sept. 1994.

Digital Library

Google Scholar

[8]

T. Isshiki and W. W.-M. Dai, "Field-Programmable Multi-Chip Module (FPMCM) for High-Performance DSP Accelerator," IEEE Asia-Pacific Conference on Circuits and Systems, Dec. 1994.

Google Scholar

[9]

J. Vanhoof, K. V. Rompaey, I. Bolsens, G. Goossens and H. De Man," "High-Level Synthesis for Real-Time Digital Signal Processing," KIuwer Academic Publishers, 1993.

Digital Library

Google Scholar

[10]

"The Programmable Logic Data Book," XiIinz, Inc., 1994.

Google Scholar

Cited By

View all

Bailey D(2011)ReferencesDesign for Embedded Image Processing on FPGAs10.1002/9780470828519.refs(441-473)Online publication date: 2-Jun-2011
https://doi.org/10.1002/9780470828519.refs
DeHon DAdams JDeLorimier MKapre NMatsuda YNaeimi HVanier MWrighton M(2004)Design Patterns for Reconfigurable Computing12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines10.1109/FCCM.2004.29(13-23)Online publication date: 2004
https://doi.org/10.1109/FCCM.2004.29
Suzuki KWang MFang ZDai W(2000)Design of C++ Class Library and Bit-Serial Compiler for Variable-Precision Datapath Synthesis on Adaptive Computing SystemsProceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines10.5555/795659.795923Online publication date: 17-Apr-2000
https://dl.acm.org/doi/10.5555/795659.795923
Show More Cited By

Index Terms

High-level bit-serial datapath synthesis for multi-FPGA systems
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)
  2. Very large scale integration design
    1. Application-specific VLSI designs

Recommendations

Bit-level optimization for high-level synthesis and FPGA-based acceleration
FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays

Automated hardware design from behavior-level abstraction has drawn wide interest in FPGA-based acceleration and configurable computing research field. However, for many high-level programming languages, such as C/C++, the description of bitwise access ...
Profiling-driven multi-cycling in FPGA high-level synthesis
DATE '15: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition

Multi-cycling is a well-known strategy to improve performance in digital design, wherein the required time for selected combinational paths is lengthened to multiple clock cycles (rather than just one). The approach can be applied to paths associated ...
Library insertion and reuse of datapath components in high-level synthesis

Comments

Information & Contributors

Information

Published In

FPGA '95: Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays

February 1995

174 pages

ISBN:089791743X

DOI:10.1145/201310

Chairmen:
Pak K. Chan
Univ. of California at Santa Cruz, Santa Cruz
,
Jonathan Rose
Univ. of Toronto, Toronto, Ont., Canada

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 15 February 1995

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

FPGA95

Sponsor:

SIGDA

FPGA95: ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

February 12 - 14, 1995

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 125 of 627 submissions, 20%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
490
Total Downloads

Downloads (Last 12 months)18
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Aug 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Bailey D(2011)ReferencesDesign for Embedded Image Processing on FPGAs10.1002/9780470828519.refs(441-473)Online publication date: 2-Jun-2011
https://doi.org/10.1002/9780470828519.refs
DeHon DAdams JDeLorimier MKapre NMatsuda YNaeimi HVanier MWrighton M(2004)Design Patterns for Reconfigurable Computing12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines10.1109/FCCM.2004.29(13-23)Online publication date: 2004
https://doi.org/10.1109/FCCM.2004.29
Suzuki KWang MFang ZDai W(2000)Design of C++ Class Library and Bit-Serial Compiler for Variable-Precision Datapath Synthesis on Adaptive Computing SystemsProceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines10.5555/795659.795923Online publication date: 17-Apr-2000
https://dl.acm.org/doi/10.5555/795659.795923
Abke JKüter J(2000)FPGAs: Architekturen, Systeme und Schaltungspartitionierungit - Information Technology10.1524/itit.2000.42.2.2042:2Online publication date: Jan-2000
https://doi.org/10.1524/itit.2000.42.2.20
Wang MSuzuki KDai WLow YO'conner KTai KYoshida K(2000)Integration of large-scale FPGA and DRAM in a package using chip-on-chip technologyProceedings of the 2000 Asia and South Pacific Design Automation Conference10.1145/368434.368606(205-210)Online publication date: 28-Jan-2000
https://dl.acm.org/doi/10.1145/368434.368606
DeHon A(2000)The Density Advantage of Configurable ComputingComputer10.1109/2.83932033:4(41-49)Online publication date: 1-Apr-2000
https://dl.acm.org/doi/10.1109/2.839320
Stohmann JBarke E(1997)A universal Pezaris array multiplier generator for SRAM-based FPGAsProceedings International Conference on Computer Design VLSI in Computers and Processors10.1109/ICCD.1997.628913(489-495)Online publication date: 1997
https://doi.org/10.1109/ICCD.1997.628913
Wen-Jong Fang Wu ATi-Yen Yen Tsair-Chin Lin (1997)DP-Gen: a datapath generator for multiple-FPGA applicationsProceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference10.1109/ASPDAC.1997.600337(563-568)Online publication date: 1997
https://doi.org/10.1109/ASPDAC.1997.600337
Hanho Lee Sobelman G(1997)FPGA-based FIR filters using digit-serial arithmeticProceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334)10.1109/ASIC.1997.617010(225-228)Online publication date: 1997
https://doi.org/10.1109/ASIC.1997.617010

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Bit-level optimization for high-level synthesis and FPGA-based acceleration

Profiling-driven multi-cycling in FPGA high-level synthesis

Library insertion and reuse of datapath components in high-level synthesis