Fine-grained analysis and design of ASIP instruction set for application of encryption
Authors: 
Jinbin Ju, Quan Jinguo, Qian Chen, Yan ZhangAuthors Info & Claims
Jinbin Ju, Quan Jinguo, Qian Chen, Yan ZhangAuthors Info & ClaimsPages 44 - 49
Abstract
Focusing on the defects of application-specific integrated processor (ASIP) design for encryption including complexity, long-term of development and lack of compatibility, in this paper we present an ASIP design method based on reconfigurable embedded RISC processor core, taking advantage of novel fine-grained code analysis technology. This relatively concise design process includes taking fine-grained analysis of target encryption code, extending instructions of the critical parts, and coupling the extended instructions as a co-processor in hardware structure with a general main-processor. As an instance, we take secure hash algorithm (SHA) as the target code, design and implement an ASIP in this process. The hardware verification and implementation result signifies that the designed processor has, at expense of relatively small chip area consumed, achieved obvious increase of performance for encryption.
References
[1]
Bajot Y. and Mehrez H. A macro-block based methodology for ASIP core design, {C}. In: Proceedings of the ICSPAT, Orlan-do. 1999.
[2]
R. Leupers, K. Karuri, S. Kraemer, and M. Pandey. A design flow for configurable embedded processors based on optimized instruction set extension synthesis{C}. In Design, Automation & Test in Europe (DATE), 2006.
[3]
Qian Chen, Quan Jinguo, Yan Zhang and Jinbin Ju. Source Code Profiling for ASIP design: Strategy and Implementation. International Conference on Electronics, Communications and Control (ICECC), 2011.
[4]
Mibench: http://www.eecs.umich.edu/mibench/source.html.
[5]
L. Pozzi and P. Ienne, Exploiting Pipelining to Relax Register-file Port Constraints of Instruction Set Extensions{C}. In International Conference on Compilers, Architectures and Synthesis for Embedded Systems, 2005.
[6]
Kingshuk Karuri, Rainer Leupers, Gerd Ascheid, and Heinrich Meyr. A Generic Design Flow for application Specific Processor Customization through Instruction-Set Extensions (ISEs) {C}, Aachen, Germany SAMOS 2009, LNCS 5657, 2009: 204--214.
[7]
OpenRISC 1000 Architecture Manual1{EB/OL}: http://www.opencores.org
[8]
SMIC: http://www.smics.com/website/cnVersion/DS/SMIC-PDK.htm
Index Terms
- Fine-grained analysis and design of ASIP instruction set for application of encryption
Recommendations
Utilizing custom registers in application-specific instruction set processors for register spills elimination
GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSIApplication-specific instruction set processor (ASIP) has become an important design choice for embedded systems. It can achieve both high flexibility offered by the base processor core and high performance and energy efficiency offered by the dedicated ...
Development Methodology of ASIP Based on Java Byte Code Using HW/SW Co-Design System for Processor Design
ICDCSW '04: Proceedings of the 24th International Conference on Distributed Computing Systems Workshops - W7: EC (ICDCSW'04) - Volume 7To develop an ASIP (Application Specific Instruction setProcessor), development of HW (hardware) and developmentof SWDE (software development environments) arerequired. Separate develops of HW and SWDE in a shorttime are difficult. So HW/SW co-design ...
Efficient ASIP design for configurable processors with fine-grained resource sharing
FPGA '08: Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arraysApplication-Specific Instruction-set Processors (ASIP) can improve execution speed by using custom instructions. Several ASIP design automation flows have been proposed recently. In this paper, we investigate two techniques to improve these flows, so ...
Comments
Information & Contributors
Information
Published In
November 2011
355 pages
Copyright © 2011 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- SIGAPP: ACM Special Interest Group on Applied Computing
- ACCT: Association of Convergent Computing Technology
- CUSST: University of Suwon: Center for U-city Security & Surveillance Technology of the University of Suwon
- KIISE: Korean Institute of Information Scientists and Engineers
- KISTI
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 02 November 2011
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
RACS '11
Sponsor:
- SIGAPP
- ACCT
- CUSST
- KIISE
Acceptance Rates
Overall Acceptance Rate 393 of 1,581 submissions, 25%
Upcoming Conference
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 69Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 30 Aug 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in