Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/2228360.2228401acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

Meta-Cure: a reliability enhancement strategy for metadata in NAND flash memory storage systems

Published: 03 June 2012 Publication History

Abstract

The increasing density of NAND flash memory leads to a dramatic increase in the bit error rate of flash, which greatly reduces the ability of error correcting codes (ECC) to handle multi-bit errors. To ensure the functionality and reliability of flash memory, the pages containing address mapping information and other metadata should be carefully stored in flash memory. This paper presents Meta-Cure, a novel hardware and file system interface that transparently protects metadata in the presence of multi-bit faults. Meta-Cure exploits built-in ECC and replication in order to protect pages containing critical data. Redundant pairs are formed at run time and distributed to different physical pages to protect against failures. Meta-Cure requires no changes to the file system, on-chip hierarchy, or hardware implementation of flash memory chip. Experimental results show that the proposed technique can reduce uncorrectable page errors by 92% with less than 1% space overhead in comparison with conventional error correction techniques.

References

[1]
DiskMon for Windows. http://technet.microsoft.com/enus/sysinternals/bb896646.aspx.
[2]
M. Balakrishnan, A. Kadav, V. Prabhakaran, and D. Malkhi. Differential RAID: Rethinking RAID for SSD reliability. Trans. Storage, 6:4:1--4:22, July 2010.
[3]
A. Chakraborty, H. Homayoun, A. Khajeh, N. Dutt, A. Eltawil, and F. Kurdahi. E < MC2: less energy through multi-copy cache. In CASES '10, pages 237--246, 2010.
[4]
L. M. Grupp, A. M. Caulfield, J. Coburn, S. Swanson, E. Yaakobi, P. H. Siegel, and J. K. Wolf. Characterizing flash memory: anomalies, observations, and applications. In MICRO '09, pages 24--33, 2009.
[5]
A. Gupta, Y. Kim, and B. Urgaonkar. DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings. In ASPLOS '09, pages 229--240, 2009.
[6]
P.-H. Hsu, Y.-H. Chang, P.-C. Huang, T.-W. Kuo, and D. H.-C. Du. A version-based strategy for reliability enhancement of flash file systems. In DAC '11, pages 29--34, 2011.
[7]
E. Ipek, J. Condit, E. B. Nightingale, D. Burger, and T. Moscibroda. Dynamically replicated memory: building reliable systems from nanoscale resistive memories. In ASPLOS '10, pages 3--14, 2010.
[8]
Y. Joo, Y. Cho, D. Shin, and N. Chang. Energy-aware data compression for multi-level cell (MLC) flash memory. In DAC '07, pages 716--719, 2007.
[9]
Y. Joo, Y. Choi, C. Park, S. W. Chung, E. Chung, and N. Chang. Demand paging for OneNAND flash eXecute-in-place. In CODES+ISSS '06, pages 229--234, 2006.
[10]
Y. Kang and E. L. Miller. Adding aggressive error correction to a high-performance compressing flash file system. In EMSOFT '09, pages 305--314, 2009.
[11]
S. Kim, C. Park, and S. Ha. Architecture exploration of NAND flash-based multimedia card. In DATE '08, pages 218--223, 2008.
[12]
T.-W. Kuo, Y.-H. Chang, P.-C. Huang, and C.-W. Chang. Special issues in flash. In ICCAD '08, pages 821--826, 2008.
[13]
Y. Lee, S. Jung, and Y. H. Song. FRA: a flash-aware redundancy array of flash storage devices. In CODES+ISSS '09, pages 163--172, 2009.
[14]
N. Mielke, T. Marquart, N. Wu, J. Kessenich, H. Belgal, E. Schares, F. Trivedi, E. Goodness, and L. Nevill. Bit error rate in NAND flash memories. In IEEE International Reliability Physics Symposium, pages 9--19, 2008.
[15]
S. K. Mylavarapu, S. Choudhuri, A. Shrivastava, J. Lee, and T. Givargis. FSAF: file system aware flash translation layer for NAND flash memories. In DATE '09, pages 399--404, 2009.
[16]
Z. Qin, Y. Wang, D. Liu, Z. Shao, and Y. Guan. MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems. In DAC '11, pages 17--22, 2011.
[17]
Y. Wang, L. Bathen, Z. Shao, and N. Dutt. 3D-FlashMap: A physical-location-aware block mapping strategy for 3D NAND flash memory. In DATE '12, pages 1307--1312, 2012.
[18]
P.-L. Wu, Y.-H. Chang, and T.-W. Kuo. A file-system-aware FTL design for flash-memory storage systems. In DATE '09, pages 393--398, 2009.

Cited By

View all
  • (2022)Coded worn block mechanism to reduce garbage collection in SSDJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2022.102487126:COnline publication date: 1-May-2022
  • (2020)Self-Clamping Programming in Narrow-Bridge Floating Gate Cells for Multi-Level Logic Non-Volatile Memory ApplicationsIEEE Journal of the Electron Devices Society10.1109/JEDS.2020.30059048(681-685)Online publication date: 2020
  • (2019)DCR: Deterministic Crash Recovery for NAND Flash Storage SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.287817938:12(2201-2214)Online publication date: Dec-2019
  • Show More Cited By

Index Terms

  1. Meta-Cure: a reliability enhancement strategy for metadata in NAND flash memory storage systems

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '12: Proceedings of the 49th Annual Design Automation Conference
June 2012
1357 pages
ISBN:9781450311991
DOI:10.1145/2228360
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

In-Cooperation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 03 June 2012

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. ECC
  2. NAND flash memory
  3. metadata
  4. redundancy
  5. reliability

Qualifiers

  • Research-article

Funding Sources

Conference

DAC '12
Sponsor:
DAC '12: The 49th Annual Design Automation Conference 2012
June 3 - 7, 2012
California, San Francisco

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)4
  • Downloads (Last 6 weeks)0
Reflects downloads up to 15 Oct 2024

Other Metrics

Citations

Cited By

View all
  • (2022)Coded worn block mechanism to reduce garbage collection in SSDJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2022.102487126:COnline publication date: 1-May-2022
  • (2020)Self-Clamping Programming in Narrow-Bridge Floating Gate Cells for Multi-Level Logic Non-Volatile Memory ApplicationsIEEE Journal of the Electron Devices Society10.1109/JEDS.2020.30059048(681-685)Online publication date: 2020
  • (2019)DCR: Deterministic Crash Recovery for NAND Flash Storage SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.287817938:12(2201-2214)Online publication date: Dec-2019
  • (2017)Implicit Programming: A Fast Programming Strategy for nand Flash Memory Storage Systems Adopting Redundancy MethodsIEEE Embedded Systems Letters10.1109/LES.2017.26701409:2(37-40)Online publication date: Jun-2017
  • (2016)Fixation Ratio of Error Location-Aware Strategy for Increased Reliable Retention Time of Flash MemoryIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.253784624:10(3145-3155)Online publication date: 1-Oct-2016
  • (2016)A Survey of Software Techniques for Using Non-Volatile Memories for Storage and Main Memory SystemsIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2015.244298027:5(1537-1550)Online publication date: 1-May-2016
  • (2016)An Endurance-Aware Metadata Allocation Strategy for MLC NAND Flash Memory Storage SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2015.247439435:4(691-694)Online publication date: Apr-2016
  • (2016)Retention Trimming for Lifetime Improvement of Flash Memory Storage SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2015.245336935:1(58-71)Online publication date: Jan-2016
  • (2016)Chip-Level RAID with Flexible Stripe Size and Parity Placement for Enhanced SSD ReliabilityIEEE Transactions on Computers10.1109/TC.2014.237517965:4(1116-1130)Online publication date: 1-Apr-2016
  • (2016)Improving Read Performance of NAND Flash SSDs by Exploiting Error LocalityIEEE Transactions on Computers10.1109/TC.2014.234538765:4(1090-1102)Online publication date: 1-Apr-2016
  • Show More Cited By

View Options

Get Access

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media