research-article

Symbolic model checking on SystemC designs

Authors:

Chung-Yang (Ric) HuangAuthors Info & Claims

DAC '12: Proceedings of the 49th Annual Design Automation Conference

Pages 327 - 333

https://doi.org/10.1145/2228360.2228421

Published: 03 June 2012 Publication History

Abstract

SystemC is a de-facto standard for modeling system-level designs in the early design stage. Verifying SystemC designs is critical in the design process since it can avoid error propagation down to the final implementation. Recent works exploit the software model checking techniques to tackle this important issue. But they abstract away relevant semantic aspects or show limited scalability. In this paper, we devise a symbolic model checking technique using bounded model checking and induction to formally verify SystemC designs. We introduce the notions of behavioral states and transitions to guarantee the soundness of our approach. The experiments show the scalability and the efficiency of our method.

References

[1]

IEEE Standard 1666 SystemC Language Reference Manual, 2005. www.systemc.org.

[2]

C. Helmstetter, F. Maraninchi, L. Maillet-Contoz, and M. Moy, "Automatic Generation of Schedulings for Improving the Test Coverage of Systems-on-a-Chip," In Proc. of FMCAD, 2006.

Digital Library

[3]

S. Kundu, M. Ganai, and R. Gupta, "Partial Order Reduction for Scalable Testing of SystemC TLM Designs," In Proc. of DAC, 2008.

Digital Library

[4]

D. Kroening and N. Sharygina, "Formal Verification of SystemC by Automatic Hardware/Software Partitioning," In Proc. of MEMOCODE, 2005.

Digital Library

[5]

D. Karlsson, P. Eles, and Z. Peng, "Formal Verification of SystemC Designs Using a Petri-Net Based Representation," In Proc. of DATE, 2006.

Digital Library

[6]

P. Herber, J. Fellmuth, and S. Glesner, "Model Checking SystemC Designs using Timed Automata," In Proc. of CODES+ISSS, 2008.

Digital Library

[7]

N. Blanc and D. Kroening, "Race Analysis for SystemC using Model Checking," In Proc. of ICCAD, 2008.

Digital Library

[8]

G. Behrmann, A. David, K. G. Larsen, J. Håkansson, P. Pettersson, W. Yi, and M. Hendriks, "UPPAAL 4.0," In Proc. of QEST, 2006.

Digital Library

[9]

A. Cimatti, A. Micheli, I. Narasamdya, M. Roveri, "Verifying SystemC: a software model checking approach," In Proc. of FMCAD, 2010.

Digital Library

[10]

A. Cimatti, I. Narasamdya, and M. Roveri, "Boosting Lazy Abstraction for SystemC with Partial Order Reduction," In Proc. of TACAS, 2011.

Digital Library

[11]

C.-N. Chou, C.-H. Hsu, Y.-T. Chao, and C.-Y. Huang, "Formal deadlock checking on high-level SystemC designs," In Proc. of ICCAD, 2010.

Digital Library

[12]

D. Große, H. M. Le, R. Drechsler, "Proving transaction and system-level properties of untimed SystemC TLM designs," In Proc. of MEMOCODE, 2010.

[13]

P. Godefroid, "Model checking for programming languages using VeriSoft," In Proc. of POPL, 1997.

Digital Library

[14]

A. Biere, A. Cimatti, E. M. Clarke, and Y. Zhu, "Symbolic model checking without BDDs," In Proc. of TACAS, 1999.

Digital Library

[15]

E. Clarke, I. Grumberg, and D. Peled, "Model Checking," The MIT Press, 1999.

Digital Library

[16]

R. Brummayer and A. Biere, "Boolector: An Efficient SMT Solver for Bit-Vectors and Arrays," In Proc. of TACAS, 2009.

Digital Library

[17]

M. Sheeran, S. Singh, and G. Stålmarck, "Checking safety properties using induction and a SAT-Solver," In Proc. of FMCAD, 2000.

Digital Library

Cited By

Pieper PDrechsler RPieper PDrechsler R(2024)VerificationFormal and Practical Techniques for the Complex System Design Process using Virtual Prototypes10.1007/978-3-031-51692-4_4(107-152)Online publication date: 26-Mar-2024
https://doi.org/10.1007/978-3-031-51692-4_4
Goli MDrechsler RGoli MDrechsler R(2023)Anwendung I: VerifizierungAutomatisierte Analyse von virtuellen Prototypen auf der Ebene elektronischer Systeme10.1007/978-3-031-36997-1_4(83-112)Online publication date: 20-Sep-2023
https://doi.org/10.1007/978-3-031-36997-1_4
Herdt VGroße DDrechsler RHerdt VGroße DDrechsler R(2023)Formale Verifikation von SystemC-basierten Entwürfen durch symbolische SimulationVerbessertes virtuelles Prototyping10.1007/978-3-031-18174-0_4(63-125)Online publication date: 1-Jan-2023
https://doi.org/10.1007/978-3-031-18174-0_4
Show More Cited By

Index Terms

Symbolic model checking on SystemC designs
1. Software and its engineering
  1. Software organization and properties
    1. Software functional properties
      1. Formal methods
        Model checking
2. Theory of computation
  1. Logic
    1. Verification by model checking

Recommendations

SAT-based unbounded symbolic model checking
DAC '03: Proceedings of the 40th annual Design Automation Conference

This paper describes a SAT-based unbounded symbolic model checking algorithm. BDDs have been widely used for symbolic model checking, but the approach suffers from memory overflow. The SAT procedure was exploited to overcome the problem, but it verified ...
Formal Analysis of SystemC Designs in Process Algebra

SystemC is an IEEE standard system-level language used in hardware/software co-design and has been widely adopted in the industry. This paper describes a formal approach to verifying SystemC designs by providing a mapping to the process algebra mCRL2. ...
HW/SW co-verification of embedded systems using bounded model checking
GLSVLSI '06: Proceedings of the 16th ACM Great Lakes symposium on VLSI

Today, the underlying hardware of embedded systems is often verified successfully. In this context formal verification techniques allow to prove the functional correctness. But in embedded system design the integration of software components becomes ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '12: Proceedings of the 49th Annual Design Automation Conference

June 2012

1357 pages

ISBN:9781450311991

DOI:10.1145/2228360

General Chair:
Patrick Groeneveld
Magma Design Automation, Inc., San Jose, CA
,
Program Chairs:
Donatella Sciuto
Politecnico di Milano, Milano, Italy
,
Soha Hassoun
Tufts Univ., Medford, MA

Copyright © 2012 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CEDA

In-Cooperation

SIGBED: ACM Special Interest Group on Embedded Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 03 June 2012

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

National Science Council Taiwan

Conference

DAC '12

Sponsor:

EDAC
SIGDA

DAC '12: The 49th Annual Design Automation Conference 2012

June 3 - 7, 2012

California, San Francisco

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

37
Total Citations
View Citations
343
Total Downloads

Downloads (Last 12 months)5
Downloads (Last 6 weeks)0

Reflects downloads up to 25 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Pieper PDrechsler RPieper PDrechsler R(2024)VerificationFormal and Practical Techniques for the Complex System Design Process using Virtual Prototypes10.1007/978-3-031-51692-4_4(107-152)Online publication date: 26-Mar-2024
https://doi.org/10.1007/978-3-031-51692-4_4
Goli MDrechsler RGoli MDrechsler R(2023)Anwendung I: VerifizierungAutomatisierte Analyse von virtuellen Prototypen auf der Ebene elektronischer Systeme10.1007/978-3-031-36997-1_4(83-112)Online publication date: 20-Sep-2023
https://doi.org/10.1007/978-3-031-36997-1_4
Herdt VGroße DDrechsler RHerdt VGroße DDrechsler R(2023)Formale Verifikation von SystemC-basierten Entwürfen durch symbolische SimulationVerbessertes virtuelles Prototyping10.1007/978-3-031-18174-0_4(63-125)Online publication date: 1-Jan-2023
https://doi.org/10.1007/978-3-031-18174-0_4
Hassan MGroße DDrechsler RHassan MGroße DDrechsler R(2022)IntroductionEnhanced Virtual Prototyping for Heterogeneous Systems10.1007/978-3-031-05574-4_1(1-13)Online publication date: 3-May-2022
https://doi.org/10.1007/978-3-031-05574-4_1
Herdt VDrechsler R(2021)Advanced virtual prototyping for cyber-physical systems using RISC-V: implementation, verification and challengesScience China Information Sciences10.1007/s11432-020-3308-465:1Online publication date: 23-Dec-2021
https://doi.org/10.1007/s11432-020-3308-4
Piccolboni LGuglielmo GCarloni L(2019)KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design2019 Formal Methods in Computer Aided Design (FMCAD)10.23919/FMCAD.2019.8894295(105-109)Online publication date: Oct-2019
https://doi.org/10.23919/FMCAD.2019.8894295
Herdt VLe HGrobe DDrechsler R(2019)Verifying SystemC Using Intermediate Verification Language and Stateful Symbolic SimulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.284663838:7(1359-1372)Online publication date: Jul-2019
https://doi.org/10.1109/TCAD.2018.2846638
Goli MDrechsler R(2019)Scalable Simulation-Based Verification of SystemC-Based Virtual Prototypes2019 22nd Euromicro Conference on Digital System Design (DSD)10.1109/DSD.2019.00081(522-529)Online publication date: Aug-2019
https://doi.org/10.1109/DSD.2019.00081
Drechlser RGrosse D(2019)Ensuring Correctness of Next Generation Devices: From Reconfigurable to Self-Learning Systems2019 IEEE 28th Asian Test Symposium (ATS)10.1109/ATS47505.2019.00029(159-1595)Online publication date: Dec-2019
https://doi.org/10.1109/ATS47505.2019.00029
Lin BXie FShin Y(2018)SCbenchProceedings of the 23rd Asia and South Pacific Design Automation Conference10.5555/3201607.3201715(440-445)Online publication date: 22-Jan-2018
https://dl.acm.org/doi/10.5555/3201607.3201715
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents