Article

Free access

Towards a high-level power estimation capability

Author:

Farid N. NajmAuthors Info & Claims

ISLPED '95: Proceedings of the 1995 international symposium on Low power design

Pages 87 - 92

https://doi.org/10.1145/224081.224097

Published: 23 April 1995 Publication History

PDF eReader

References

[1]

F. Najm, "A survey of power estimation techniques in VLSI circuits," IEEE Transactions on VLSI Systems, pp. 446-455, Dec. 1994.

Digital Library

Google Scholar

[2]

L. Hellerman, "A measure of computational work," IEEE Transactions on Computers, vol. C-21, no. 5, pp. 439-446, May 1972.

Google Scholar

[3]

K. Mase, "Comments on "A measure of computation work" and "Logical network cost and entropy," IEEE Transactions on Computers, vol. C-27, no. 1, pp. 94-95, January 1978.

Google Scholar

[4]

R. W. Cook, and M. J. Flynn, "Logical network cost and entropy," IEEE Transactions on Computers, vol. C-22, no. 9, pp. 823-826, September 1973.

Google Scholar

[5]

N. Pippenger, "Information theory and the complexity of Boolean functions," Mathematical Systems Theory, vol. 10, New York: Springer-Verlag Inc., pp. 129-167, 1977.

Google Scholar

[6]

J. A. Dussault, "A testability measure," IEEE Digital Semiconductor Test Symposium, Cherry Hill, N J, pp. 113- 116, Oct-Nov. 1978.

Google Scholar

[7]

V. D. Agrawal, "Information theory in digital testing - a new approach to functional test pattern generation," IEEE International Conference on Circuits and Computers, Port Chester, NY, pp. 928-931, Oct. 1-3, 1980.

Google Scholar

[8]

K-T Cheng and V. Agrawal, "An entropy measure for the complexity of multi-output Boolean functions," 27th A CM/IEEE Design Automation Conference, Orlando, FL, pp. 302-305, June 24-28, 1990.

Digital Library

Google Scholar

[9]

T. M. Cover and J. A. Thomas, Elements of Information Theory, New York, NY: John Wiley & Sons, 1991.

Digital Library

Google Scholar

[10]

F. Najm, "Transition density : a new measure of activity in digital circuits," IEEE Transactions on Computer-Aided Design, vol. 12, no. 2, pp. 310-323, February 1993.

Digital Library

Google Scholar

[11]

F. N. Najm, S. Goel, and I. N. Hajj, "Power Estimation in Sequential Circuits," A CM/IEEE Design Automation Conference, 1995.

Digital Library

Google Scholar

[12]

S. Even, Graph Algorithms, Rockville, MD: Computer Science Press, 1979.

Digital Library

Google Scholar

[13]

J. Monteiro and S. Devadas, "A methodology for efficient estimation of switching activity in sequential logic circuits," A CM/IEEE 31st Design Automation Conference, San Diego, CA, pp. 12-17, June 6-10, 1994.

Digital Library

Google Scholar

[14]

C-Y Tsui, M. Pedram, and A. M. Despain, "Exact and approximate methods for calculating signal and transition probabilities in FSMs," A CM/IEEE 31st Design Automation Conference, San Diego, CA, pp. 18-23, June 6-10, 1994.

Digital Library

Google Scholar

[15]

F. Najm, "Statistical Estimation of the Signal Probability in VLSI Circuits," Coordinated Science Laboratory Report ~UILU-ENG-93-2211, April 1993.

Google Scholar

[16]

M. Xakellis and F. Najm, "Statistical Estimation of the Switching Activity in Digital Circuits," 31st A CM/IEEE Design Automation Conference, San Diego, CA, pp. 728- 733, 1994.

Digital Library

Google Scholar

Cited By

View all

Sakellariou PPaliouras V(2016)Application-Specific Low-Power MultipliersIEEE Transactions on Computers10.1109/TC.2016.251601665:10(2973-2985)Online publication date: 1-Oct-2016
https://doi.org/10.1109/TC.2016.2516016
Gusmão AMiguel Silveira LMonteiro J(2011)Power Macro-Modeling Using an Iterative LS-SVM MethodVLSI-SoC: Technologies for Systems Integration10.1007/978-3-642-23120-9_7(118-134)Online publication date: 2011
https://doi.org/10.1007/978-3-642-23120-9_7
Gusmao ASilveira LMonteiro J(2009)Power macro-modelling using an iterative LS-SVM method2009 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC)10.1109/VLSISOC.2009.6041324(17-22)Online publication date: Oct-2009
https://doi.org/10.1109/VLSISOC.2009.6041324
Show More Cited By

Index Terms

Towards a high-level power estimation capability
1. Applied computing
  1. Arts and humanities
    1. Architecture (buildings)
      1. Computer-aided design
  2. Physical sciences and engineering
    1. Engineering
      1. Computer-aided design
2. Hardware

Recommendations

Methodology for high level estimation of FPGA power consumption
ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

Power consumption in FPGA designs calls for power-aware design and power budgeting early in the design cycle. In this work, we leverage the FPGA architecture to present an efficient and accurate methodology for pre-silicon dynamic power estimation of ...
Power estimation of low-power high-performance memory structures
A multi-model engine for high-level power estimation accuracy optimization

Register transfer level (RTL) power macromodeling is a mature research topic with a variety of equation and table-based approaches. Despite its maturity, macromodeling is not yet widely accepted as a de facto industrial standard for power estimation at ...

Comments

Information & Contributors

Information

Published In

ISLPED '95: Proceedings of the 1995 international symposium on Low power design

April 1995

233 pages

ISBN:0897917448

DOI:10.1145/224081

Chairmen:
Massoud Pedram
USC, Los Angeles, CA
,
Robert Brodersen
UCB, Berkeley, CA
,
Kurt Keutzer
Synopsys, Mountain View, CA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 April 1995

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

LPD95

Sponsor:

SIGDA
IEEE-CAS

LPD95: Low Power Design Symposium

April 23 - 26, 1995

California, Dana Point, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

53
Total Citations
View Citations
389
Total Downloads

Downloads (Last 12 months)40
Downloads (Last 6 weeks)4

Reflects downloads up to 13 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Sakellariou PPaliouras V(2016)Application-Specific Low-Power MultipliersIEEE Transactions on Computers10.1109/TC.2016.251601665:10(2973-2985)Online publication date: 1-Oct-2016
https://doi.org/10.1109/TC.2016.2516016
Gusmão AMiguel Silveira LMonteiro J(2011)Power Macro-Modeling Using an Iterative LS-SVM MethodVLSI-SoC: Technologies for Systems Integration10.1007/978-3-642-23120-9_7(118-134)Online publication date: 2011
https://doi.org/10.1007/978-3-642-23120-9_7
Gusmao ASilveira LMonteiro J(2009)Power macro-modelling using an iterative LS-SVM method2009 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC)10.1109/VLSISOC.2009.6041324(17-22)Online publication date: Oct-2009
https://doi.org/10.1109/VLSISOC.2009.6041324
Gusmao AMiguel Silveira LMonteiro J(2009)Parameter tuning in SVM-based power macro-modelingProceedings of the 2009 10th International Symposium on Quality of Electronic Design10.1109/ISQED.2009.4810283(135-140)Online publication date: 16-Mar-2009
https://dl.acm.org/doi/10.1109/ISQED.2009.4810283
Agrawal PSTG SOke AVijay SZhou HMacii EYan ZMassoud Y(2007)A path based modeling approach for dynamic power estimationProceedings of the 17th ACM Great Lakes symposium on VLSI10.1145/1228784.1228922(588-593)Online publication date: 11-Mar-2007
https://dl.acm.org/doi/10.1145/1228784.1228922
Agrawal PSTG SOke AVijay S(2007)A Scalable Modeling Technique to Estimate Dynamic Thermal Design Power of Datapath Intensive DesignsProceedings of the IEEE Computer Society Annual Symposium on VLSI10.1109/ISVLSI.2007.18(389-394)Online publication date: 9-Mar-2007
https://dl.acm.org/doi/10.1109/ISVLSI.2007.18
Agrawal PSTG SOke AVijay S(2007)An Approach for Pre-Silicon Power ModelingProceedings of the International Conference on Computing: Theory and Applications10.1109/ICCTA.2007.26(99-103)Online publication date: 5-Mar-2007
https://dl.acm.org/doi/10.1109/ICCTA.2007.26
Wang JPing LWang JSun K(2006)A New Computing Model for C-Like Hardware Description LanguagesProceedings of the First International Multi-Symposiums on Computer and Computational Sciences - Volume 2 (IMSCCS'06) - Volume 0210.1109/IMSCCS.2006.153(249-256)Online publication date: 20-Apr-2006
https://dl.acm.org/doi/10.1109/IMSCCS.2006.153
Khouri KLakshminarayana GJha N(2006)High-level synthesis of low-power control-flow intensive circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/43.81132118:12(1715-1729)Online publication date: 1-Nov-2006
https://dl.acm.org/doi/10.1109/43.811321
Raghunathan ADey SJha N(2006)Register transfer level power optimization with emphasis on glitch analysis and reductionIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/43.77563218:8(1114-1131)Online publication date: 1-Nov-2006
https://dl.acm.org/doi/10.1109/43.775632
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Methodology for high level estimation of FPGA power consumption

Power estimation of low-power high-performance memory structures

A multi-model engine for high-level power estimation accuracy optimization