Article

Free access

Ultra-low-power analog associative memory core using flash-EEPROM-based programmable capacitors

Authors:

P. ZabberoniAuthors Info & Claims

ISLPED '95: Proceedings of the 1995 international symposium on Low power design

Pages 203 - 208

https://doi.org/10.1145/224081.224117

Published: 23 April 1995 Publication History

PDF eReader

References

[1]

A. P. Chandrakasan, S. Sheng, R. W. Broderson, "Low-Power CMOS Digital Design," IEEE Journal of Solid State Electronics, Vol. 27, pp. 473-484, 1992.

Crossref

Google Scholar

[2]

M. Holler, S. Tam, H. Castro, and R. Benson, "An Electrically Trainable Neural Network Chip (ETANN) with 1024 'Floating Gate' Synapses," in Proc. IJCNN, June 1989, pp 2.191-2.196.

Google Scholar

[3]

A. Kramer, V. Hu, C. K. Sin, B. Gupta, R. Chu, and P. K. Ko, "EEPROM Device as a Reconfigurable Analog Element for Neural Networks," IEDM Tech. Dig., pp. 10.3.1-10.3.4, Dec., 1989

Google Scholar

[4]

A. Kramer, C. K. Sin, R. Chu, and P. K. Ko, "Compact EEPROM-based Weight Functions," in Neural Information Processing Systems 3, R. P. Lippmann, J. E. Moody, and D. S. Touretzky, Eds., San Mateo CA: Morgan Kaufmann Publishers, Inc., 1991, p. 1001 - 1007.

Digital Library

Google Scholar

[5]

J. P. Wade and C. G. Sodini, "A Ternary Content Addressable Search Engine," IEEE Journal of Solid State Circuits, 1989, pp. 1003 - 1013.

Crossref

Google Scholar

[6]

M. Degrauwe, E. Vittoz and I. Verbaouwhede, "A Micropower CMOS- Instrumentation Amplifier," IEEE Journal of Solid State Circuits, vol. SC-20, 1985, pp.805 - 807.

Crossref

Google Scholar

[7]

A. Kramer et. al. "Flash-Based Programmable Nonlinear Capacitor for Switched-Capacitor Implementations of Neural Networks," IEDM Tech. Dig., pp. 17.6.1-17.6.4, Dec., 1994.

Google Scholar

[8]

Lazzaro, J., Ryckenbusch, S., Mahowald, M. A., and Mead, C. (1988). .Winner-take-all-networks of O(n) complexity. In Tourestzky,D. (ed), Advances in Neural Network Information Processing Systems 1. San Mateo, CA: Morgan Kaufmann Publishers, pp. 703-711

Crossref

Google Scholar

Cited By

View all

Navoni LBesana MRolandi P(1999)An analog associative memory chip for VQ image compressionProceedings of the Acoustics, Speech, and Signal Processing, 1999. on 1999 IEEE International Conference - Volume 0410.1109/ICASSP.1999.758311(1965-1968)Online publication date: 15-Mar-1999
https://dl.acm.org/doi/10.1109/ICASSP.1999.758311
Kramer A(1996)Array-based analog computation: principles, advantages and limitationsProceedings of Fifth International Conference on Microelectronics for Neural Networks10.1109/MNNFS.1996.493774(68-79)Online publication date: 1996
https://doi.org/10.1109/MNNFS.1996.493774
Kramer A(1996)Array-Based Analog ComputationIEEE Micro10.1109/40.54007716:5(20-29)Online publication date: 1-Oct-1996
https://dl.acm.org/doi/10.1109/40.540077

Index Terms

Ultra-low-power analog associative memory core using flash-EEPROM-based programmable capacitors

Recommendations

A circuit implementation of an ultra high speed, low power analog fully programmable MFG

In this article, an analog fully programmable membership function generator MFG is presented. It is capable of generating Gaussian, Triangular and Trapezoidal shapes as well as S or Z shapes. For omitting noise disturbances, differential structures are ...
A digitally programmable gain amplifier for ultra-low-power applications

This paper presents a subthreshold CMOS digitally programmable gain amplifier for ultra-low-power signal processing applications. The subthreshold MOS transistor technique is used to achieve low-power consumption of the proposed circuit. The structure ...
Experimental 5-GHz RF frontends for ultra-low-voltage and ultra-low-power operations

This paper presents experimental CMOS RF frontends suitable for ultra-low-power and ultra-low-voltage operations. In order to achieve the desirable gain and linearity of the receiver chain at a reduced supply voltage, the current-reused bias technique ...

Comments

Information & Contributors

Information

Published In

ISLPED '95: Proceedings of the 1995 international symposium on Low power design

April 1995

233 pages

ISBN:0897917448

DOI:10.1145/224081

Chairmen:
Massoud Pedram
USC, Los Angeles, CA
,
Robert Brodersen
UCB, Berkeley, CA
,
Kurt Keutzer
Synopsys, Mountain View, CA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 April 1995

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

LPD95

Sponsor:

SIGDA
IEEE-CAS

LPD95: Low Power Design Symposium

April 23 - 26, 1995

California, Dana Point, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
260
Total Downloads

Downloads (Last 12 months)16
Downloads (Last 6 weeks)3

Reflects downloads up to 06 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Navoni LBesana MRolandi P(1999)An analog associative memory chip for VQ image compressionProceedings of the Acoustics, Speech, and Signal Processing, 1999. on 1999 IEEE International Conference - Volume 0410.1109/ICASSP.1999.758311(1965-1968)Online publication date: 15-Mar-1999
https://dl.acm.org/doi/10.1109/ICASSP.1999.758311
Kramer A(1996)Array-based analog computation: principles, advantages and limitationsProceedings of Fifth International Conference on Microelectronics for Neural Networks10.1109/MNNFS.1996.493774(68-79)Online publication date: 1996
https://doi.org/10.1109/MNNFS.1996.493774
Kramer A(1996)Array-Based Analog ComputationIEEE Micro10.1109/40.54007716:5(20-29)Online publication date: 1-Oct-1996
https://dl.acm.org/doi/10.1109/40.540077

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

A circuit implementation of an ultra high speed, low power analog fully programmable MFG

A digitally programmable gain amplifier for ultra-low-power applications

Experimental 5-GHz RF frontends for ultra-low-voltage and ultra-low-power operations