Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/2380356.2380390acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
research-article

Compositional temporal analysis model for incremental hard real-time system design

Published: 07 October 2012 Publication History

Abstract

The incremental design and analysis of parallel hard real-time stream processing applications is hampered by the lack of an intuitive compositional temporal analysis model that supports arbitrary cyclic dependencies between tasks.
This paper introduces a temporal analysis model for hard real-time systems, called the Compositional Temporal Analysis (CTA) model, in which arbitrary cyclic dependencies can be specified. The CTA model also supports hierarchical composition and incremental design of timed components. The internals of a component in the CTA model can be hidden without changing the temporal properties of the component. Furthermore, the composition operation in the CTA model is associative, which enables composing components in an arbitrary order. Besides all these properties, also latency constraints and periodic sources and sinks can be specified and analyzed.
We also show in this paper that for the CTA model efficient algorithms exist for buffer sizing, verifying consistency of compositions and to compute the temporal properties of compositions.
The CTA model can be used as an abstraction of timed dataflow models. The CTA model uses components with transfer rates per port, in contrast to dataflow models that use actors with firing rules. Unlike dataflow models, the CTA model is not executable.
An audio echo cancellation application is used to illustrate the applicability of the CTA model for a stream processing application with throughput and latency constraints, and to illustrate incremental design.

References

[1]
G. Bilsen et al. Cyclo-Static Dataow. IEEE Transactions on Signal Processing, 44(2):397--408, 1996.
[2]
M. Geilen, S. Tripakis, and M. Wiggers. The Earlier the Better: A Theory of Timed Actor Interfaces. In Int'l Conf. on Hybrid Systems: Computation and Control (HSCC'11), April 2011.
[3]
T. Henzinger and S. Matic. An Interface Algebra for Real-Time Components. In Proc. of the IEEE Real-Time and Embedded Technology and Applications Symposium, pages 253--266. IEEE Computer Society, 2006.
[4]
K. Lampka, S. Perathoner, and L. Thiele. Analytic real-time analysis and timed automata: a hybrid method for analyzing embedded real-time systems. In Proc. of the ACM Int'l Conf. on Embedded software, pages 107--116. ACM, 2009.
[5]
E. Lee and D. Messerschmitt. Synchronous Data Flow. Proc. of the IEEE, 75(9):1235--1245, 1987.
[6]
J. Ostroff. Abstraction and composition of discrete real-time systems. Proc. of CASE, 95:370--380, 1995.
[7]
S. Perathoner, K. Lampka, and L. Thiele. Composing heterogeneous components for system-wide performance analysis. In Proc. of Design, Automation and Test in Europe (DATE'11), 2011.
[8]
J. Pino, E. Lee, and S. Bhattacharyya. A hierarchical multiprocessor scheduling system for DSP applications. In asilomar, page 122. Published by the IEEE Computer Society, 1995.
[9]
R. Reiter. Scheduling parallel computations. Journal of the ACM (JACM), 15(4):590--599, 1968.
[10]
S. Sriram and S. Bhattacharyya. Embedded Multiprocessors: Scheduling and Synchronization. Signal Processing and Communications Series. Marcel Dekker, Inc., 2000.
[11]
L. Thiele, S. Chakraborty, and M. Naedele. Real-time calculus for scheduling hard real-time systems. In Proc. IEEE Int'l Symposium on Circuits and Systems, volume 4, pages 101--104. IEEE, 2000.
[12]
L. Thiele, E. Wandeler, and N. Stoimenov. Real-time interfaces for composing real-time systems. In Proc. of the ACM/IEEE Int'l Conf. on Embedded Software, pages 34--43. ACM, 2006.
[13]
S. Tripakis, D. Bui, B. Rodiers, and E. Lee. Compositionality in synchronous data ow: Modular code generation from hierarchical sdf graphs. In Proc. of the ACM/IEEE Int'l Conf. on Cyber-Physical Systems, page 199. ACM, 2010.
[14]
M. Wiggers, M. Bekooij, and G. Smit. Efficient Computation of Buffer Capacities for Cyclo-Static Dataow Graphs. In Proc. of the Design Automation Conference, page 663. ACM, 2007.
[15]
M. Wiggers, M. Bekooij, and G. Smit. Monotonicity and Run-Time Scheduling. In Proc. of the ACM Int'l Conf. on Embedded Software, pages 177--186. ACM, 2009.
[16]
M. Wiggers et al. Efficient computation of buffer capacities for multi-rate real-time systems with back-pressure. pages 10--15, 2006.
[17]
M. Wiggers et al. Efficient Computation of Buffer Capacities for Cyclo-Static Real-Time Systems with Back-Pressure. In Proc. of the IEEE Real Time and Embedded Technology and Applications Symposium, pages 281--292. IEEE Computer Society, 2007.

Cited By

View all
  • (2018)Compositional Dataflow Modelling for Cyclo-Static Applications2018 21st Euromicro Conference on Digital System Design (DSD)10.1109/DSD.2018.00034(121-129)Online publication date: Aug-2018
  • (2017)A Model-Driven Framework for Hardware-Software Co-design of Dataflow ApplicationsCyber Physical Systems. Design, Modeling, and Evaluation10.1007/978-3-319-51738-4_1(1-16)Online publication date: 13-Jan-2017
  • (2015)Incremental Analysis of Cyclo-Static Synchronous Dataflow GraphsACM Transactions on Embedded Computing Systems10.1145/279298114:4(1-26)Online publication date: 8-Dec-2015
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
EMSOFT '12: Proceedings of the tenth ACM international conference on Embedded software
October 2012
266 pages
ISBN:9781450314251
DOI:10.1145/2380356
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 07 October 2012

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. compositionality
  2. dataflow
  3. hard real-time
  4. hiding
  5. performance analysis

Qualifiers

  • Research-article

Conference

ESWEEK'12
ESWEEK'12: Eighth Embedded System Week
October 7 - 12, 2012
Tampere, Finland

Acceptance Rates

Overall Acceptance Rate 60 of 203 submissions, 30%

Upcoming Conference

ESWEEK '24
Twentieth Embedded Systems Week
September 29 - October 4, 2024
Raleigh , NC , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)3
  • Downloads (Last 6 weeks)0
Reflects downloads up to 03 Sep 2024

Other Metrics

Citations

Cited By

View all
  • (2018)Compositional Dataflow Modelling for Cyclo-Static Applications2018 21st Euromicro Conference on Digital System Design (DSD)10.1109/DSD.2018.00034(121-129)Online publication date: Aug-2018
  • (2017)A Model-Driven Framework for Hardware-Software Co-design of Dataflow ApplicationsCyber Physical Systems. Design, Modeling, and Evaluation10.1007/978-3-319-51738-4_1(1-16)Online publication date: 13-Jan-2017
  • (2015)Incremental Analysis of Cyclo-Static Synchronous Dataflow GraphsACM Transactions on Embedded Computing Systems10.1145/279298114:4(1-26)Online publication date: 8-Dec-2015
  • (2014)Single-rate approximations of cyclo-static synchronous dataflow graphsProceedings of the 17th International Workshop on Software and Compilers for Embedded Systems10.1145/2609248.2609249(11-20)Online publication date: 10-Jun-2014
  • (2014)Unified dataflow model for the analysis of data and pipeline parallelism, and buffer sizingProceedings of the Twelfth ACM/IEEE Conference on Formal Methods and Models for Codesign10.1109/MEMCOD.2014.6961839(12-21)Online publication date: 1-Oct-2014
  • (2014)Hierarchical Programming Language for Modal Multi-rate Real-Time Stream Processing ApplicationsProceedings of the 2014 43rd International Conference on Parallel Processing Workshops10.1109/ICPPW.2014.66(453-460)Online publication date: 9-Sep-2014
  • (2014)Multi-rate Equivalents of Cyclo-Static Synchronous Dataflow GraphsProceedings of the 2014 14th International Conference on Application of Concurrency to System Design10.1109/ACSD.2014.24(62-71)Online publication date: 23-Jun-2014
  • (2014)Resource-Constrained Optimal Scheduling of Synchronous Dataflow Graphs via Timed AutomataProceedings of the 2014 14th International Conference on Application of Concurrency to System Design10.1109/ACSD.2014.13(72-81)Online publication date: 23-Jun-2014
  • (2013)Back to basicsProceedings of the Eleventh ACM/IEEE International Conference on Formal Methods and Models for Codesign10.5555/3041405.3041482(35-46)Online publication date: 1-Oct-2013
  • (2013)PiMM: Parameterized and Interfaced dataflow Meta-Model for MPSoCs runtime reconfiguration2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)10.1109/SAMOS.2013.6621104(41-48)Online publication date: Jul-2013

View Options

Get Access

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media