Article

Free access

Analysis of RC interconnections under ramp input

Authors:

Andrew B. Kahng,

Sudhakar MudduAuthors Info & Claims

DAC '96: Proceedings of the 33rd annual Design Automation Conference

Pages 533 - 538

https://doi.org/10.1145/240518.240619

Published: 01 June 1996 Publication History

PDF eReader

References

[1]

R. J. Antinone and G. W. Brown, "The Modeling of Resistive Interconnects for Integrated Circuits", IEEE J. Solid-State Circuits 18, April 1983, pp. 200-203.

Crossref

Google Scholar

[2]

M. T. Abuelma'atti, "Multipole Approximation of Capacitively Loaded VLSI Interconnections", lEE Proceedings-G 136, Jun. 1989, pp. 118-120.

Google Scholar

[3]

M.T. Abuelma'atti, "The Waveform Degradation in VLSI Interconnections",IEEE J. Solid-State Circuits 25, Aug. 1990, pp. 1014-1016.

Crossref

Google Scholar

[4]

M. T. Abuelma'atti, "Modeling of Capacitively (resistively)-Loaded Uniform RC Lines for Computer Aided-Analysis", lEE Proceedings-G 138, 1991, pp. 463-466.

Google Scholar

[5]

H. M. Abramowitz and I. A. Stegun, HandbookofMathematicaIFunctions With Formulas, Graphs, and Mathematical Tables, National Bureau of Standards, Applied Mathematics Series 55, 1972.

Digital Library

Google Scholar

[6]

G.A. Campbell and R. M. Foster, Fourierlntegralsfor PracticaIApplications, Princeton, Van Nostrand, 1957, page 92.

Google Scholar

[7]

W. C. Elmore, "The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers", J. App. Physics 19, Jan. 1948, pp. 55-63.

Crossref

Google Scholar

[8]

M. Healey, Tables ofLaplace, Heaviside, Fouriel, andZ Transforms, W & R Chambers Ltd., 1967.

Google Scholar

[9]

H.R. Kaupp, "Waveform Degradation in VLSI Interconnections",IEEE J. Solid-State Circuits 24, Aug. 1989, pp. 1150-1153.

Crossref

Google Scholar

[10]

W. M. Kaufman and S. J. Garrett, "Tapered Distributed Filters", IRE Trans. on Circuit Theory, Dec. 1962,pp. 329-336.

Crossref

Google Scholar

[11]

J. Kevorkian, Partial Differential Equations: Analytical Solution Techniques, Wadsworth & Brooks/Cole, 1990.

Google Scholar

[12]

A.B. Kahng and S. Muddu, "Delay Analysis of VLSI Interconnections Using the Diffusion Equation Model", Proc. ACM/IEEE Design Automation Conf., June 1994, pp. 563-569.

Digital Library

Google Scholar

[13]

A. B. Kahng and S. Muddu, "New Diffusion-Based Analyses of Distributed RC Interconnections", IEEE Proc. Intl. Symposium on Circuits and Systems, May 1996 (see also UCLA CS Dept. TR-950019, April 1995).

Google Scholar

[14]

A. B. Kahng and S. Muddu, "Analysis of RC Interconnections Under Ramp Input", UCLA CS Dept. TR-960013,April 1996.

Google Scholar

[15]

T. Lin and C. A. Mead, "Signal Delay in General RC Networks", IEEE Trans. on Computer-Aided Design, Oct. 1984, pp. 331-349.

Google Scholar

[16]

H.L. Mattes, "Behavior of a Single Transmission Line Stimulated With a Step Function", manuscript, Aug. 1993.

Google Scholar

[17]

N. Menezes, S. Pullela, F. Dartu, and L. T. Pillage, "RC Interconnect Synthesis - A Moment Fitting Approach", Proc. IEEE Intl. Conf. Computer-Aided Design, Nov. 1994, pp. 418-425.

Digital Library

Google Scholar

[18]

V.B. Rao, "Delay Analysis of the Distributed RC Line", P~vc. ACM/IEEE Design Automation Conf., June 1995, pp. 370-375.

Digital Library

Google Scholar

[19]

T. Sakurai, "Approximation of Wiring Delay in MOSFET LSI", IEEE J. Solid-State Cilvuits SC-18, Aug. 1983, pp. 418-426.

Crossref

Google Scholar

[20]

A. Wilnai, "Open-Ended RC Line Model Predicts MOSFET IC Response", EDN, Dec. 15, 1971, pp. 53-54.

Google Scholar

Cited By

View all

Jadav SChandel RVashishath M(2019)Modeling the impact of fundamental and quantum resistance on the performance of SWCNT‐based RLC interconnectsInternational Journal of Numerical Modelling: Electronic Networks, Devices and Fields10.1002/jnm.269833:1Online publication date: 6-Nov-2019
https://doi.org/10.1002/jnm.2698
Kim KKim SKim S(2006)An efficient delay metric on RC interconnects under saturated ramp inputsProceedings of the 2006 international conference on Computational Science and Its Applications - Volume Part IV10.1007/11751632_67(612-621)Online publication date: 8-May-2006
https://dl.acm.org/doi/10.1007/11751632_67
Ninglong Lu Hajj I(1999)An exact analytical time-domain model of distributed RC interconnects for high speed nonlinear circuit applicationsProceedings Ninth Great Lakes Symposium on VLSI10.1109/GLSV.1999.757379(68-71)Online publication date: 1999
https://doi.org/10.1109/GLSV.1999.757379
Show More Cited By

Index Terms

Analysis of RC interconnections under ramp input
1. Applied computing
  1. Physical sciences and engineering
2. Hardware
  1. Emerging technologies
  2. Very large scale integration design

Recommendations

Analysis of RC interconnections under ramp input

We give new methods for calculating the time-domain response for a finite-length distributed RC line that is stimulated by a ramp input. The following are our contributions. First, we obtain the solution of the diffusion equation for a seminfinite ...
Evaluation of energy consumption in RC ladder circuits driven by a ramp input

In this paper, the energy consumption of RC ladder networks, which can represent chains of transmission gate or long wire interconnections, is modeled. Their energy dependence on the input rise time is analyzed by assuming a ramp input waveform. Since ...
Modeling strategies of the input admittance of RC interconnects for VLSI CAD tools

In this paper, models of input admittance of RC interconnects are discussed in depth to understand and evaluate their loading effects on driving CMOS gates. From a detailed analysis of input admittance pole-zero location, arguments are derived to prove ...

Comments

Information & Contributors

Information

Published In

DAC '96: Proceedings of the 33rd annual Design Automation Conference

June 1996

839 pages

ISBN:0897917790

DOI:10.1145/240518

Chairmen:
Thomas P. Pennino
Bell Labs, Holmdel, NJ
,
Ellen J. Yoffa
IBM Corp., Yorktown Heights, NY

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1996

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC96

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC96: The 33rd Design Automation Conference

June 3 - 7, 1996

Nevada, Las Vegas, USA

Acceptance Rates

DAC '96 Paper Acceptance Rate 142 of 377 submissions, 38%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
238
Total Downloads

Downloads (Last 12 months)15
Downloads (Last 6 weeks)4

Reflects downloads up to 29 Jul 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Jadav SChandel RVashishath M(2019)Modeling the impact of fundamental and quantum resistance on the performance of SWCNT‐based RLC interconnectsInternational Journal of Numerical Modelling: Electronic Networks, Devices and Fields10.1002/jnm.269833:1Online publication date: 6-Nov-2019
https://doi.org/10.1002/jnm.2698
Kim KKim SKim S(2006)An efficient delay metric on RC interconnects under saturated ramp inputsProceedings of the 2006 international conference on Computational Science and Its Applications - Volume Part IV10.1007/11751632_67(612-621)Online publication date: 8-May-2006
https://dl.acm.org/doi/10.1007/11751632_67
Ninglong Lu Hajj I(1999)An exact analytical time-domain model of distributed RC interconnects for high speed nonlinear circuit applicationsProceedings Ninth Great Lakes Symposium on VLSI10.1109/GLSV.1999.757379(68-71)Online publication date: 1999
https://doi.org/10.1109/GLSV.1999.757379
Chandramouli VSakallah KKayssi A(1997)Signal Delay in Coupled, Distributed RC Lines in the Presence of Temporal ProximityProceedings of the 17th Conference on Advanced Research in VLSI (ARVLSI '97)10.5555/786452.786693Online publication date: 15-Sep-1997
https://dl.acm.org/doi/10.5555/786452.786693
Chandramouli VKayssi ASakallah K(1997)Signal delay in coupled, distributed RC lines in the presence of temporal proximityProceedings Seventeenth Conference on Advanced Research in VLSI10.1109/ARVLSI.1997.634844(32-46)Online publication date: 1997
https://doi.org/10.1109/ARVLSI.1997.634844
Friedman EMulligan J(1997)Ramp Input Response of RC Tree NetworksAnalog Integrated Circuits and Signal Processing10.1023/A:100823860984514:1-2(53-58)Online publication date: 1-Sep-1997
https://dl.acm.org/doi/10.1023/A%3A1008238609845
Kahng AMuddu S(1996)Analysis of RC interconnections under ramp input33rd Design Automation Conference Proceedings, 199610.1109/DAC.1996.545633(533-538)Online publication date: 1996
https://doi.org/10.1109/DAC.1996.545633

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations