poster

FPGA-based HPC application design for non-experts (abstract only)

Authors:

Krzysztof Kepa,

Peter AthanasAuthors Info & Claims

FPGA '13: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays

Page 274

https://doi.org/10.1145/2435264.2435334

Published: 11 February 2013 Publication History

Abstract

This paper presents bFlow, an FPGA development framework for the rapid prototyping and implementation of hardware accelerators for hybrid computing platforms. This framework makes use of an abstracted, graphical front-end usable by those without computer engineering backgrounds, as well as an accelerated back-end that speeds up compilation times, increasing turns-per-day. bFlow's performance, usability, and application to the acceleration of big-data life-science problems verified by participants of the NSF-funded Summer Institute organised by the Virginia Bioinformatics Institute (VBI). In less than two weeks, a group of four non-computer science/computer engineering participants made modifications to a reference Smith-Waterman implementation, adding functionality and scaling throughput by a factor of four to 600 million base pairs per second.

References

[1]

J. D. Bakos. High-performance heterogeneous computing with the convey hc-1. Computing in Science & Engineering, 12(6):80--87, Nov.-Dec. 2010.

Digital Library

[2]

G. Brumfiel. Down the petabyte highway. Nature (London), 469(20):282, 2011.

[3]

W. chun Feng and K. W. Cameron. The green500 list: Encouraging sustainable supercomputing. Computer, 40(12):50--55, Dec. 2007.

Digital Library

[4]

Convey Computer. The convey hc-1 computer architecture overview. http://conveycomputer.com/Resources/ConveyArchitectureWhiteP.pdf.

[5]

Convey Computer. Personality development kit (pdk) for convey hybrid-core computers. http://conveycomputer.com/Resources/PersonalityDevelopmentKit.pdf.

[6]

K. Cukier. Data, data everywhere. The Economist (London), 394(8671):3, 2010.

[7]

Data I/O. Azido beta. http://azido.net/, 2012.

[8]

E. D. Feigelson and G. J. Babu. Big data in astronomy. Significance, 9(4):22--25, 2012.

[9]

T. Frangieh and P. Athanas. A design assembly framework for fpga back-end acceleration. In International Conference on Reconfigurable Computing and FPGAs (ReConFig 2012), to appear.

[10]

MathWorks, Inc. Simulink - simulation and model-based design. http://www.mathworks.com/products/simulink/, 2012.

[11]

L. J. McIver, J. W. Fondon III, M. A. Skinner, and H. R. Garner. Evaluation of microsatellite variation in the 1000 genomes project pilot studies is indicative of the quality and utility of the raw data and alignments. Genomics, 97(4):193--199, 4 2011.

[12]

National Instruments. Ni labview - improving the productivity of engineers and scientists - national instruments. http://www.ni.com/labview/, 2012.

[13]

B. Nelson, M. Wirthlin, B. Hutchings, P. Athanas, and S. Bohner. Design productivity for configurable computing. In ERSA '08: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, pages 57--66, 2008.

[14]

K. Pereira, P. Athanas, H. Lin, and W. Feng. Spectral method characterization on fpga and gpu accelerators. Reconfigurable Computing and FPGAs (ReConFig), 2011 International Conference on, pages 487--492, Nov. 30 2011-Dec. 2 2011.

Digital Library

[15]

E. Raymond. The cathedral and the bazaar. Knowledge in society, 12(3):23--49, 1999.

[16]

M. S. Rosenberg. Sequence alignment : methods, models, concepts, and strategies. University of California Press, Berkeley, 2009.

[17]

T. F. Smith and M. S. Waterman. Identification of common molecular subsequences. J Mol Biol, 147(1):195--197, Mar 1981.

[18]

Virginia Bioinformatics Institute. Partnership supercomputing program. https://www.vbi.vt.edu/high_performance_computing/.

[19]

Xilinx. Hierarchical design methodology guide. http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_1/Hierarchical_Design_Methodology_Guide.pdf.

[20]

P. Zhang. Implementation of the smith-waterman algorithm on a reconfigurable supercomputing platform. Proceedings of the 1st international workshop on High-performance reconfigurable computing technology and applications held in conjunction with SC07 - HPRCTA '07, page 39, 2007.

Digital Library

Cited By

Kepa KSoni RAthanas P(2015)Inferring custom architectures from OpenCL2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)10.1109/PATMOS.2015.7347581(9-16)Online publication date: Sep-2015
https://doi.org/10.1109/PATMOS.2015.7347581
Uliana DKepa KAthanas P(2013)FPGA-based HPC application design for non-experts2013 International Symposium on Rapid System Prototyping (RSP)10.1109/RSP.2013.6683952(9-15)Online publication date: Oct-2013
https://doi.org/10.1109/RSP.2013.6683952

Index Terms

FPGA-based HPC application design for non-experts (abstract only)
1. Hardware
  1. Hardware validation
  2. Integrated circuits
    1. Logic circuits

Recommendations

FPGA-based HPC application design for non-experts
ASAP '13: Proceedings of the 2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP)

In the current era of big-data computing, most non-engineer domain experts lack the skills needed to design FPGA-based hardware accelerators to address big-data problems. This work presents bFlow, a development environment that facilitates the assembly ...
FPGA design of EKF block accelerator for 3D visual SLAM

FPGA implementation of computing EKF gain and cross-covariance matrices is proposed.Exploiting cross-covariance matrix symmetry reduces computational and resource costs.EKF innovation matrix dimension allows for simple SA computational designs.Our ...
High-Performance Heterogeneous Computing with the Convey HC-1

Unlike other socket-based reconfigurable coprocessors, the Convey HC-1 contains nearly 40 field-programmable gate arrays, scatter-gather memory modules, a high-capacity crossbar switch, and a fully coherent memory system.

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

FPGA '13: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays

February 2013

294 pages

ISBN:9781450318877

DOI:10.1145/2435264

General Chair:
Brad Hutchings
Brigham Young University, USA
,
Program Chair:
Vaughn Betz
University of Toronto, Canada

Copyright © 2013 Authors.

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 11 February 2013

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Poster

Conference

FPGA '13

Sponsor:

SIGDA

FPGA '13: The 2013 ACM/SIGDA International Symposium on Field Programmable Gate Arrays

February 11 - 13, 2013

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 125 of 627 submissions, 20%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 13 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Kepa KSoni RAthanas P(2015)Inferring custom architectures from OpenCL2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)10.1109/PATMOS.2015.7347581(9-16)Online publication date: Sep-2015
https://doi.org/10.1109/PATMOS.2015.7347581
Uliana DKepa KAthanas P(2013)FPGA-based HPC application design for non-experts2013 International Symposium on Rapid System Prototyping (RSP)10.1109/RSP.2013.6683952(9-15)Online publication date: Oct-2013
https://doi.org/10.1109/RSP.2013.6683952

View Options

View options

Media

Figures

Other

Tables

View Table of Contents