Modelling reconfigurable systems in event driven simulation
Pages 34 - 39
Abstract
Reconfigurable platforms allow hardware developers to customise their designs for specific applications. However, their adoption involves challenges in understanding and estimating the impact of various design parameters and approaches. This paper proposes a unified framework to model behaviour of reconfigurable systems using an event driven simulation approach. This provides an abstract yet informative method to capture both analytical relationships and empirical parameters of reconfigurable systems. It can be used to help making design decisions or verifying analytical models. We apply this approach to three models of reconfigurable applications to estimate the communication efficiency of networked clusters, and the performance and energy efficiency of runtime reconfigurable designs for software-defined radio and for option pricing in finance. The results show that, through this simulation framework, we can verify the accuracy of analytical models and also obtain practical information that is not provided by analytical models.
References
[1]
XPower Estimator User Guide, Xilinx, 2011.
[2]
Quartus II Handbook Version 11.1 Volume 3: Verification, Altera, 2011.
[3]
F. Li et al., "Power modeling and characteristics of field programmable gate arrays," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 11, pp. 1712--1724, Nov. 2005.
[4]
T. Becker, W. Luk, and P. Cheung, "Energy-aware optimisation for run-time reconfiguration," in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 2010, pp. 55--62.
[5]
C. Lin, H. So, and P. Leong, "A model for matrix multiplication performance on FPGAs," in Proc. International Conference on Field Programmable Logic and Applications (FPL), 2011, pp. 305--310.
[6]
M. Mücke, B. Lesser, and W. Gansterer, "Peak performance model for a custom precision floating-point dot product on FPGAs," in In Proc. Parallel Processing Workshops (Euro-Par), 2011, pp. 399--406.
[7]
T. Grtker et al., System Design with SystemC, 2002.
[8]
A. Schallenberg et al., "OSSS+R: modelling and simulating self-reconfigurable systems," in Proc. International Conference on Field Programmable Logic and Applications (FPL), 2006, pp. 1--6.
[9]
K. Fall and K. Varadhan, The ns Manual, 2011.
[10]
OMNeT++ User Manual version 4.2, Andras Varga and OpenSim Ltd., 2011.
[11]
K. Asano et al., "Dynamic module library for system level modeling and simulation of dynamically reconfigurable systems," Journal of Computers, vol. 3, no. 2, pp. 55--62, Feb. 2008.
[12]
S. Denholm, K. Tsoi, P. Pietzuch, and W. Luk, "Efficient communication for FPGA clusters," in Proc. International Symposium on Applied Reconfigurable Computing, 2012.
[13]
T. Becker, Q. Jin, W. Luk, and S. Weston, "Dynamic constant reconfiguration for explicit finite difference option pricing," in Proc. International Conference on Reconfigurable Computing and FPGAs (ReConFig), 2011, pp. 176--181.
Index Terms
- Modelling reconfigurable systems in event driven simulation
Recommendations
Performance-driven event-based synchronization for multi-FPGA simulation accelerator with event time-multiplexing bus
Simulation is the most viable solution for the functional verification of system-on-chip (SoC). The acceleration of simulation with multi-field programmable gate array (multi-FPGA) emulator is a promising method to comply with the increasing complexity ...
Self-Reconfigurable Embedded Systems on Low-Cost FPGAs
Hardware acceleration significantly increases the performance of embedded systems built on programmable logic. Allowing a FPGA-based MicroBlaze processor to self-select the coprocessors it uses can help reduce area requirements and increase a system's ...
Run-time HW/SW codesign for discrete event systems using dynamically reconfigurable architectures
ISSS '00: Proceedings of the 13th international symposium on System synthesisHW/SW codesign and Reconfigurable Computing are commonly used methodologies for digital systems design. However, no previous work has been carried out in order to define a run-time HW/SW codesign methodology for dynamically reconfigurable architectures. ...
Comments
Information & Contributors
Information
Published In
Copyright © 2012 Authors.
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 25 March 2012
Published in SIGARCH Volume 40, Issue 5
Check for updates
Qualifiers
- Tutorial
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 49Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Reflects downloads up to 11 Aug 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in