research-article

A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices

Authors:

Alessandro Antonio Nacci,

Francesco Bruschi,

Donatella Sciuto,

David AtienzaAuthors Info & Claims

DAC '13: Proceedings of the 50th Annual Design Automation Conference

Article No.: 52, Pages 1 - 6

https://doi.org/10.1145/2463209.2488797

Published: 29 May 2013 Publication History

Abstract

The automatic generation of hardware implementations for a given algorithm is generally a difficult task, especially when data dependencies span across multiple iterations such as in iterative stencil loops (ISLs). In this paper, we introduce an automatic design flow to extract parallelism from an ISL algorithm and perform a design space exploration to identify its best FPGA hardware implementation, in terms of both area and throughput. Experimental results show that the proposed methodology generates hardware designs whose performance is comparable to the one of manually-optimized solutions, and orders of magnitude higher than the implementations generated by commercial high-level synthesis tools.

References

[1]

D. Crookes and K. Benkrid, "FPGA implementation of image component labelling", in Reconfigurable Technology: FPGAs for Computing and Applications, SPIE vol 3844, 17--23 (1999)

[2]

K. Benkrid, S. Sukhsawas, D. Crookes, and A. Benkrid, "An FPGA-based image connected component labeller", in Field-Programmable Logic and Applications. Springer Berlin, 1012--1015 (2003)

[3]

T. Pock et al., "A duality based algorithm for TV-LI optical-flow image registration," in Proc. of MICCAI, 2007, pp. 511--518.

Digital Library

[4]

J. Fowers at al., "A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications", in Proc. of FPGA '12, pp. 47--56

Digital Library

[5]

M. Christen, "PATUS: A Code Generation and Autotuning Framework for Parallel Iterative Stencil Computations on Modern Microarchitectures", IPDPS 2011, pp. 676--687

Digital Library

[6]

Z. Li and Y. Song, "Automatic tiling of iterative stencil loops", ACM Trans. Program. Lang. Syst. 26, Nov. 2004, pp. 975--1028.

Digital Library

[7]

J. Meng and K. Skadron, "Performance modeling and automatic ghost zone optimization for iterative stencil loops on GPUs.", ICS, 2009, pp. 256--265.

Digital Library

[8]

J. Meng and K. Skadron, "A Performance Study for Iterative Stencil Loops on GPUs with Ghost Zone Optimizations", International Journal of Parallel Programming, 2011, 39, pp. 115--142.

[9]

C. Alias et al., "Automatic generation of FPGA-specific pipelined accelerators," in Proc. of ARC, 2011, pp. 53--66.

Digital Library

[10]

D. V. Rao et al., "Implementation and evaluation of image processing algorithms on reconfigurable architecture using c-based hardware descriptive languages," JATIT, vol. 1, pp. 9--34, 2006.

[11]

Y. Park et al., "A new method of illumination normalization for robust face recognition," in Progress in Pattern Recognition, Image Analysis and Applications, Springer, 2006, vol. 4225, pp. 38--47.

Digital Library

[12]

S. L. Park, "Retinex method based on cmsb-plane for variable lighting face recognition," in Proc. of ICALIP, 2008, pp. 499--503.

[13]

E. Jamro et al., "Convolution operation implemented in FPGA structures for real-time image processing," in Proc. of ISPA, 2001, pp. 417--422.

[14]

C. Charoensak and F Sattar, "A single-chip FPGA design for real-time ica-based blind source separation algorithm," in Proc. of ISCAS, 2005, pp. 5822--5825, vol. 6.

[15]

K. Mohammad and S. Agaian, "Efficient FPGA implementation of convolution," in Proc. of SMC, 2009, pp. 3478--3483.

Digital Library

[16]

B. Cope, "Implementation of 2D Convolution on FPGA, GPU and CPU," Master's thesis, Department of Electrical & Electronic Engineering, Imperial College London, 2006.

[17]

L. Gerard et al., "A Jacobi-Davidson Iteration Method for Linear Eigenvalue Problems," SIAM Review, Vol. 42, No. 2, 2000, pp. 267--293.

Digital Library

[18]

A. Chambolle, "An algorithm for total variation minimization and applications," Journal of Mathematical Imaging and Vision, vol. 20, pp. 89--97, 2004.

Digital Library

[19]

A. Akin et al., "A high-performance parallel implementation of the Chambolle algorithm," in Proc. of DATE, 2011, pp.1,6.

[20]

V. Rana et al., "Design Methods for Parallel Hardware Implementation of Multimedia Iterative Algorithms," IEEE Design & Test of Computers, 2012.

[21]

J. C. King, "Symbolic execution and program testing," Commun. ACM, vol. 19, no. 7, pp. 385--394, 1976.

Digital Library

[22]

C. Zach et al., "A duality based approach for realtime TV-LI optical flow," DAGM conference on Pattern recognition, 2007, pp. 214--223.

Digital Library

[23]

A. Weishaupt et al., "Tracking and Structure from Motion," Master's thesis, EPFL, 2010.

[24]

Synopsys, "Synphony C Compiler," 2012.

[25]

Xilinx Inc., "Vivado Design Suite User Guide, High-Level Synthesis," UG902, 2012.

Cited By

Del Sozzo EConficconi DSano K(2024)Across Time and Space: Senju’s Approach for Scaling Iterative Stencil Loop Accelerators on Single and Multiple FPGAsACM Transactions on Reconfigurable Technology and Systems10.1145/363492017:2(1-33)Online publication date: 30-Apr-2024
https://dl.acm.org/doi/10.1145/3634920
Reggiani EDel Sozzo EConficconi DNatale GMoroni CSantambrogio M(2021)Enhancing the Scalability of Multi-FPGA Stencil Computations via Highly Optimized HDL ComponentsACM Transactions on Reconfigurable Technology and Systems10.1145/346147814:3(1-33)Online publication date: 12-Aug-2021
https://dl.acm.org/doi/10.1145/3461478
Wang JKang YLi YWu WLiu SWang L(2021)Hexagonal Tiling based Multiple FPGAs Stencil Computation Acceleration and Optimization Methodology2021 IEEE Intl Conf on Parallel & Distributed Processing with Applications, Big Data & Cloud Computing, Sustainable Computing & Communications, Social Computing & Networking (ISPA/BDCloud/SocialCom/SustainCom)10.1109/ISPA-BDCloud-SocialCom-SustainCom52081.2021.00101(697-705)Online publication date: Sep-2021
https://doi.org/10.1109/ISPA-BDCloud-SocialCom-SustainCom52081.2021.00101
Show More Cited By

Index Terms

A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices
1. Hardware
  1. Electronic design automation
    1. High-level and register-transfer level synthesis
2. Theory of computation
  1. Models of computation
    1. Concurrency
      1. Parallel computing models

Recommendations

Layout-driven RTL binding techniques for high-level synthesis
ISSS '96: Proceedings of the 9th international symposium on System synthesis

The importance of effective and efficient accounting of layout effects is well-established in high-level synthesis (HLS), since it allows more realistic exploration of the design space and the generation of solutions with predictable metrics. This ...
Optimization of FPGA-based LDPC decoder using high-level synthesis
ICCIP '18: Proceedings of the 4th International Conference on Communication and Information Processing

Low Density Parity Check (LDPC) codes are widely used in various communication and storage systems due to outstanding error correcting capability. In this paper, we present a Field Programmable Gate Array (FPGA) implementation of the LDPC decoder using ...
Implementation of sphere decoder for MIMO-OFDM on FPGAs using high-level synthesis tools

In this study we explain the implementation of a sphere detector for spatial multiplexing in broadband wireless systems using high-level synthesis (HLS) tools. These modern FPGA design tools accept C/C++ descriptions as input specifications, and ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '13: Proceedings of the 50th Annual Design Automation Conference

May 2013

1285 pages

ISBN:9781450320719

DOI:10.1145/2463209

Copyright © 2013 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CEDA

In-Cooperation

SIGBED: ACM Special Interest Group on Embedded Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 29 May 2013

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

DAC '13

Sponsor:

EDAC
SIGDA

DAC '13: The 50th Annual Design Automation Conference 2013

May 29 - June 7, 2013

Texas, Austin

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

25
Total Citations
View Citations
358
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 01 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

Del Sozzo EConficconi DSano K(2024)Across Time and Space: Senju’s Approach for Scaling Iterative Stencil Loop Accelerators on Single and Multiple FPGAsACM Transactions on Reconfigurable Technology and Systems10.1145/363492017:2(1-33)Online publication date: 30-Apr-2024
https://dl.acm.org/doi/10.1145/3634920
Reggiani EDel Sozzo EConficconi DNatale GMoroni CSantambrogio M(2021)Enhancing the Scalability of Multi-FPGA Stencil Computations via Highly Optimized HDL ComponentsACM Transactions on Reconfigurable Technology and Systems10.1145/346147814:3(1-33)Online publication date: 12-Aug-2021
https://dl.acm.org/doi/10.1145/3461478
Wang JKang YLi YWu WLiu SWang L(2021)Hexagonal Tiling based Multiple FPGAs Stencil Computation Acceleration and Optimization Methodology2021 IEEE Intl Conf on Parallel & Distributed Processing with Applications, Big Data & Cloud Computing, Sustainable Computing & Communications, Social Computing & Networking (ISPA/BDCloud/SocialCom/SustainCom)10.1109/ISPA-BDCloud-SocialCom-SustainCom52081.2021.00101(697-705)Online publication date: Sep-2021
https://doi.org/10.1109/ISPA-BDCloud-SocialCom-SustainCom52081.2021.00101
Koraei MFatemi S(2021)SASIAF, A Scalable Accelerator for Seismic Imaging on Amazon AWS FPGAs2021 11th International Conference on Computer Engineering and Knowledge (ICCKE)10.1109/ICCKE54056.2021.9721464(352-357)Online publication date: 28-Oct-2021
https://doi.org/10.1109/ICCKE54056.2021.9721464
Yantır HEltawil ASalama K(2020)Efficient Acceleration of Stencil Applications through In-Memory ComputingMicromachines10.3390/mi1106062211:6(622)Online publication date: 26-Jun-2020
https://doi.org/10.3390/mi11060622
Du CYamaguchi Y(2020)High-Level Synthesis Design for Stencil Computations on FPGA with High Bandwidth MemoryElectronics10.3390/electronics90812759:8(1275)Online publication date: 8-Aug-2020
https://doi.org/10.3390/electronics9081275
Koraei MFatemi OJahre M(2019)DCMIACM Transactions on Architecture and Code Optimization10.1145/335281316:4(1-24)Online publication date: 11-Oct-2019
https://dl.acm.org/doi/10.1145/3352813
Nabi SVanderbauwhede W(2019)Smart-Cache: Optimising Memory Accesses for Arbitrary Boundaries and Stencils on FPGAs2019 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW.2019.00024(87-90)Online publication date: May-2019
https://doi.org/10.1109/IPDPSW.2019.00024
Castano-Londono LAlzate Anzola CMarquez-Viloria DGallo GOsorio G(2019)Evaluation of Stencil Based Algorithm Parallelization over System-on-Chip FPGA Using a High Level Synthesis ToolApplied Computer Sciences in Engineering10.1007/978-3-030-31019-6_5(52-63)Online publication date: 9-Oct-2019
https://doi.org/10.1007/978-3-030-31019-6_5
Reggiani ENatale GMoroni CSantambrogio M(2018)An FPGA-Based Acceleration Methodology and Performance Model for Iterative Stencils2018 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW.2018.00026(115-122)Online publication date: May-2018
https://doi.org/10.1109/IPDPSW.2018.00026
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents