research-article

APPLE: adaptive performance-predictable low-energy caches for reliable hybrid voltage operation

Authors:

Mateo ValeroAuthors Info & Claims

DAC '13: Proceedings of the 50th Annual Design Automation Conference

Article No.: 84, Pages 1 - 8

https://doi.org/10.1145/2463209.2488837

Published: 29 May 2013 Publication History

Abstract

Semiconductor technology evolution enables the design of resource-constrained battery-powered ultra-low-cost chips required for new market segments such as environment, urban life and body monitoring. Caches have been shown to be the main energy and area consumer in those chips.

This paper proposes simple, hybrid-operation (high Vcc, ultra-low Vcc), single-Vcc domain Adaptive Performance-Predictable Low-Energy (APPLE) L1 cache designs based on replacing energy-hungry SRAM cells by more energy-efficient and smaller cells enhanced with extra cache lines set up in an adapted victim cache to still enable strong performance guarantees. APPLE caches are proven to largely outperform existing solutions in terms of energy and area efficiency.

References

[1]

J. Abella et al. Low vccmin fault-tolerant cache with highly predictable performance. In MICRO, 2009.

Digital Library

[2]

J. Abella et al. Rvc-based time-predictable faulty caches for safety-critical systems. In IOLTS, 2011.

Digital Library

[3]

C. Acosta, F. J. Cazorla, A. Ramirez, and M. Valero. The MPsim Simulation Tool. Technical Report UPC-DAC-RR-CAP-2009-15, in UPC, 2009.

[4]

A. Ansari et al. Archipelago: A polymorphic cache design for enabling robust near-threshold operation. In HPCA, 2011.

Digital Library

[5]

D. M. Brooks et al. Wattch: A framework for architectural-level power analysis and optimizations. In ISCA, 2000.

Digital Library

[6]

C. L. Chen and M. Y. Hsiao. Error-correcting codes for semiconductor memory applications: A atate-of-the-art review. IBM Journal of Research and Development, 28(2), 1984.

Digital Library

[7]

G. Chen et al. Yield-driven near-threshold SRAM design. In ICCAD, 2007.

Digital Library

[8]

H. Ghasemi et al. Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors. In HPCA, 2011.

Digital Library

[9]

S. Jain et al. A 280mv-to-1.2v wide-operating-range ia-32 processor in 32nm cmos. In ISSCC, dig. Tech. Papers, 2012.

[10]

N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In ISCA, 1990.

Digital Library

[11]

J. Kulkarni et al. A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM. In ISLPED, 2007.

Digital Library

[12]

C. Lee et al. Mediabench: A tool for evaluating and synthesizing multimedia and communication systems. In MICRO, 1997.

Digital Library

[13]

B. Maric et al. Hybrid high-performance low-power and ultra-low energy reliable caches. In ACM CF, 2011.

Digital Library

[14]

B. Maric et al. Adam: An efficient data management mechanism for hybrid high and ultra-low voltage operation caches. In GLSVLSI, 2012.

Digital Library

[15]

D. Moore and G. McCabe. Introduction to the practice of statistics. In W. H. Freeman and Co., 1989.

[16]

Y. Morita et al. An area-conscious low-voltage-oriented 8t-sram design under dvs environment. In IEEE Symposium on VLSI Circuits, 2007.

[17]

N. Muralimanohar, R. Balasubramonian, and N. Jouppi. CACTI 6.0: A tool to understand large caches. HP Tech Report HPL-2009-85, 2009.

[18]

S. Narendra et al. Full-chip sub-threshold leakage power prediction model for sub-0.18um cmos. In ISLPED, 2002.

Digital Library

[19]

M. Powell et al. Gated-vdd: A circuit technique to reduce leakage in deep-submicron cache memories. In ISLPED, 2000.

Digital Library

[20]

R. Szewczyk et al. Lessons from a sensor network expedition. In European Workshop on Sensor Networks, 2004.

[21]

D. Tullsen et al. Simultaneous multithreading: Maximizing on-chip parallelism. In ISCA, 1995.

Digital Library

[22]

R. Wilhelm et al. The worst-case execution time problem: overview of methods and survey of tools. Trans. on Embedded Computing Systems, 7(3):1--53, 2008.

Digital Library

[23]

C. Wilkerson et al. Trading off cache capacity for reliability to enable low voltage operation. In ISCA, 2008.

Digital Library

[24]

Y. Zhang et al. Hotleakage: A temperature aware model of subthreshold and gate leakage for architects. Number TR-CS-2003-05, 2002.

[25]

W. Zhao and Y. Cao. New generation of predictive technology model for sub-45nm design exploration. In ISQED, 2006.

Digital Library

[26]

S.-T. Zhou et al. Minimizing total area of low-voltage sram arrays through joint optimization of cell size, redundancy, and ecc. In ICCD, 2010.

Cited By

Wang JLiu YZhang WLu KQiu KFu XLi T(2016)Exploring Variation-Aware Fault-Tolerant Cache under Near-Threshold Computing2016 45th International Conference on Parallel Processing (ICPP)10.1109/ICPP.2016.24(149-158)Online publication date: Aug-2016
https://doi.org/10.1109/ICPP.2016.24
Mittal S(2015)A Survey of Architectural Techniques for Near-Threshold ComputingACM Journal on Emerging Technologies in Computing Systems10.1145/282151012:4(1-26)Online publication date: 28-Dec-2015
https://dl.acm.org/doi/10.1145/2821510
Palframan DKim NLipasti M(2015)iPatch: Intelligent fault patching to improve energy efficiency2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)10.1109/HPCA.2015.7056052(428-438)Online publication date: Feb-2015
https://doi.org/10.1109/HPCA.2015.7056052
Show More Cited By

Index Terms

APPLE: adaptive performance-predictable low-energy caches for reliable hybrid voltage operation
1. Hardware

Recommendations

A highly configurable cache for low energy embedded systems

Energy consumption is a major concern in many embedded computing systems. Several studies have shown that cache memories account for about 50% of the total energy consumed in these systems. The performance of a given cache architecture is determined, to ...
Low Vccmin fault-tolerant cache with highly predictable performance
MICRO 42: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture

Transistors per area unit double in every new technology node. However, the electric field density and power demand grow if Vcc is not scaled. Therefore, Vcc must be scaled in pace with new technology nodes to prevent excessive degradation and keep ...
A highly configurable cache architecture for embedded systems
ISCA '03: Proceedings of the 30th annual international symposium on Computer architecture

Energy consumption is a major concern in many embedded computing systems. Several studies have shown that cache memories account for about 50% of the total energy consumed in these systems. The performance of a given cache architecture is largely ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '13: Proceedings of the 50th Annual Design Automation Conference

May 2013

1285 pages

ISBN:9781450320719

DOI:10.1145/2463209

Copyright © 2013 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CEDA

In-Cooperation

SIGBED: ACM Special Interest Group on Embedded Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 29 May 2013

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

DAC '13

Sponsor:

EDAC
SIGDA

DAC '13: The 50th Annual Design Automation Conference 2013

May 29 - June 7, 2013

Texas, Austin

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
170
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)0

Reflects downloads up to 22 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Wang JLiu YZhang WLu KQiu KFu XLi T(2016)Exploring Variation-Aware Fault-Tolerant Cache under Near-Threshold Computing2016 45th International Conference on Parallel Processing (ICPP)10.1109/ICPP.2016.24(149-158)Online publication date: Aug-2016
https://doi.org/10.1109/ICPP.2016.24
Mittal S(2015)A Survey of Architectural Techniques for Near-Threshold ComputingACM Journal on Emerging Technologies in Computing Systems10.1145/282151012:4(1-26)Online publication date: 28-Dec-2015
https://dl.acm.org/doi/10.1145/2821510
Palframan DKim NLipasti M(2015)iPatch: Intelligent fault patching to improve energy efficiency2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)10.1109/HPCA.2015.7056052(428-438)Online publication date: Feb-2015
https://doi.org/10.1109/HPCA.2015.7056052
Hijaz FKhan O(2014)NUCA-L1ACM Transactions on Architecture and Code Optimization10.1145/263191811:3(1-28)Online publication date: 27-Oct-2014
https://dl.acm.org/doi/10.1145/2631918

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten