Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
column

A novel reconfigurable architecture of a DSP processor for efficient mapping of DSP functions using field programmable DSP arrays

Published: 29 May 2013 Publication History

Abstract

Development of modern integrated circuit technologies makes it feasible to develop cheaper, faster and smaller special purpose signal processing function circuits. Digital Signal processing functions are generally implemented either on ASICs with inflexibility, or on FPGAs with bottlenecks of relatively smaller utilization factor or lower speed compared to ASIC. Field Programmable DSP Array (FPDA) is the proposed DSP dedicated device, redolent to FPGA, but with basic fixed common modules (CMs) (like adders, subtractors, multipliers, scaling units, shifters) instead of CLBs. This paper introduces the development of reconfigurable system architecture with a focus on FPDA that integrates different DSP functions like DFT, FFT, DCT, FIR, IIR, and DWT etc. The switching between DSP functions is occurred by reconfiguring the interconnection between CMs. Validation of the proposed architecture has been achieved on Virtex5 FPGA. The architecture provides sufficient amount of flexibility, parallelism and scalability.

References

[1]
A. Sinha, A. Karmakar, K. Maiti, P. Halder, "A Reconfigurable Architecture For A Class Of Digital/ Image Processing Application", Communications, Computers and signal Processing, IEEE Pacific Rim Conference, IEEE, 2001.
[2]
J. Siegal, et al, "PASM: partition able SIMD/MIMD system for image processing and pattern recognition", IEEE Trans. Computer, vol.C30, no. 12, pp. 934--947, Dec 1981.
[3]
B.G. Lee, "A new Algorithm to compute the discrete cosine transforms", IEEE Trans on Acoustics, speech and signal Processing, vol. ASSP-32, pp.1243--1245, Dec.1984.
[4]
Hungwen Li and Quentin F. Stout, "Reconfigurable SIMD Massively parallel Computers", Proc. IEEE, Vol79, no.4, April 1991,pp. 429--443.
[5]
K. Mayer-Patel and L.A. Rowe, "Exploiting temporal parallelism for software-only video effects processing", Proc. of the sixth ACM international conference on Multimedia", Bristol, U.K., pp.161--169, September, 1998.
[6]
K.K. Parhi, "VLSI Digital signal Processing Systems", A Wiley-Inter science Publication, 1999.
[7]
A. Sinha, et al., "Re-configurable Parallel Architecture for Signal/Image Processing Applications", Proc. Embedded Systems Conference, Stuttgart, Germany, October 9th-11th, 2001.
[8]
V. Baumgarte, F. May, A. Nuckel, M. Vorbach and M. Weinhardt, "PACT XPP -- A Self Reconfigurable Data Processing Architecture", The Journal of Supercomputing, vol. 26, Issue 2, pp. 167--184, 2003.
[9]
Paul M. Heysters, Jaap Smit, Gerard J.M. Smit, Paul J.M. Havinga, "Mapping of DSP Algorithms on Field Programmable Function Arrays", embedded systems research program of the Dutch organization for Scientific Research NWO, the Dutch Ministry of Economic Affairs and the Technology Foundation STW, February, 2011.
[10]
Swapan Kumar Samaddar, Amitabha Sinha, Atri Sanyal "A Generalized Architecture for Linear Transform" International Conference on Advances in Communication, Network and Computing, 2010.
[11]
F.J. Taylor "An Analysis of the Distributed Arithmetic Digital Filter" IEEE Trans. On Acoustics, Speech and Signal processing, vol.34, no.5 pgs.1165--1170, May 1986.
[12]
Malay Das, Amitabha Sinha, Nishant Kumar Giri, "Novel architecture of a high Speed FIR filter using Residue Number System & Distributed Arithmetic", ACM SIGARCH Computer Architecture News,2011,December issue.
[13]
K.K. Parhi and T. Nishitani "VLSI Architecture for Discrete Wavelet Transforms" IEEE Transaction on VLSI System vol.1, 1993 pp.191--202.
[14]
M. Vetterli, 1990 Fast Fourier transform: a tutorial review and a state of art, Signal processing 19:259--299.
[15]
J. W. Cooley and J. W. Tukey, "An Algorithm for the Machine calculation of Complex Fourier Series "Mathematics of Computation,vol.19,pp.297--301,April 1965.
[16]
Sungwook Yu and Earl E. Swartzlander "DCT Implementation with Distributed Arithmetic"IEEE Trans. on computers, vol. 50, no. 9, September 2001.
[17]
S. Mallat "A theory for multi solution signal decomposition: The wavelet representation, IEEE Trans. Pattern Anal. And Machine Intell, vol.11, no.7 pp.674--693, July 1989.
[18]
Ali M. Al-Haj "Fast Discrete Wavelet Transformation Using FPGAs and Distributed Arithmetic" International Journal of Applied Science and Engineering, 2003.
[19]
Hassan EL-Banna, Alaa A. EL-Fattah, Waleed Fakhr "An Efficient Implementation of the 1D DCT using FPGA Technology" IEEE International Conference and Workshop on the Engineering of Computer-Based Systems,2004.
[20]
Lecce, V. D. and D. E. Sciascio, "A VLSI Implementation of a Novel Bit-Serial Butterfly Processor for FFT", Proceedings, Advanced Computer Technology, Reliable Systems and Applications Proc. 5 Eur. Comput. Conf. Adv. Comput. Technol. Reliable. Syst. Appl. Comp Euro'91. no. 1991, pp.875--879, 1991.
[21]
L. Mintzer "The role of Distributed arithmetic in FPGAs," Xilinx Corporation.
[22]
Pavel Sinha, Amitabha Sinha, Dhruba Basu, "A Novel Architecture for a Re-configurable Parallel DSP Processor", IEEENEWCAS Conference, 2005.
[23]
"Digital Signal Processors" (2012): Texas Instruments, http://www.TI.com/
[24]
"Introduction and overview" (2012), Virtex-V Platform FPGAs, http://www.XILINX.com/

Cited By

View all
  • (2024)A High-Speed Floating Point Matrix Multiplier Implemented in Reconfigurable ArchitectureInternational Journal of Scientific Research in Computer Science, Engineering and Information Technology10.32628/CSEIT239066110:2(193-199)Online publication date: 20-Mar-2024
  • (2022)Trans_Proc: A Processor to Implement the Linear Transformations on the Image and Signal Processing and Its Future ScopeRecent Remote Sensing Sensor Applications - Satellites and Unmanned Aerial Vehicles (UAVs)10.5772/intechopen.99122Online publication date: 26-Oct-2022
  • (2022)Trans_ProcInternational Journal of Software Innovation10.4018/IJSI.30357510:1(1-16)Online publication date: 24-Jun-2022
  • Show More Cited By

Index Terms

  1. A novel reconfigurable architecture of a DSP processor for efficient mapping of DSP functions using field programmable DSP arrays

      Recommendations

      Comments

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)2
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 12 Nov 2024

      Other Metrics

      Citations

      Cited By

      View all
      • (2024)A High-Speed Floating Point Matrix Multiplier Implemented in Reconfigurable ArchitectureInternational Journal of Scientific Research in Computer Science, Engineering and Information Technology10.32628/CSEIT239066110:2(193-199)Online publication date: 20-Mar-2024
      • (2022)Trans_Proc: A Processor to Implement the Linear Transformations on the Image and Signal Processing and Its Future ScopeRecent Remote Sensing Sensor Applications - Satellites and Unmanned Aerial Vehicles (UAVs)10.5772/intechopen.99122Online publication date: 26-Oct-2022
      • (2022)Trans_ProcInternational Journal of Software Innovation10.4018/IJSI.30357510:1(1-16)Online publication date: 24-Jun-2022
      • (2021)Implementation of a Reconfigurable Architecture to Compute Linear Transformations Used in Signal/Image ProcessingEmerging Technologies in Data Mining and Information Security10.1007/978-981-33-4367-2_49(515-526)Online publication date: 5-May-2021
      • (2020)A Reconfigurable Architecture to Implement Linear Transforms of Image Processing ApplicationsProceedings of International Conference on Frontiers in Computing and Systems10.1007/978-981-15-7834-2_83(881-892)Online publication date: 24-Nov-2020

      View Options

      Get Access

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media