research-article

An optimisation algorithm for minimising energy dissipation in NoC-based hard real-time embedded systems

Authors:

M. Norazizi Sham Mohd Sayuti,

Leandro Soares Indrusiak,

Alberto Garcia-OrtizAuthors Info & Claims

RTNS '13: Proceedings of the 21st International conference on Real-Time Networks and Systems

Pages 3 - 12

https://doi.org/10.1145/2516821.2516844

Published: 16 October 2013 Publication History

Abstract

This paper introduces an evolutionary multi-objective optimisation algorithm to facilitate fast and efficient task allocation of hard real-time embedded systems with Networks-On-Chip (NoC) as the interconnection at the early design stage, where evaluating as many as possible solutions is crucial. Our approach uses analytical fitness functions to provide fast evaluation of large number of solutions; a contrast to simulation-based optimisation technique, whereby it tends to be not only impractical when the design space is very large but also unfeasible as far as hard real-time systems are concerned. The proposed algorithm guarantees the predictability in timing behaviour of the systems whilst minimising energy dissipation whenever tasks are reallocated and their packets are rerouted, which differs from the state-of-the-art approaches. In addition, not only it can explore the allocation of tasks but also the encoding of the data packets. The evidence gathered from case studies shows that the proposed algorithm is able to find schedulable allocation of tasks, preserving it whilst further minimising energy dissipation.

References

[1]

G. Ascia, V. Catania, and M. Palesi. Multi-objective mapping for mesh-based NoC architectures. In CODES+ISSS, 2004.

Digital Library

[2]

N. Audsley, A. Burns, M. Richardson, K. Tindell, and A. Wellings. Applying new scheduling theory to static priority pre-emptive scheduling. Software Engineering Journal, 8(5):284--292, 1993.

[3]

K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan. A Fast and Elitist Multiobjective Genetic Algorithm: NSGA--II. IEEE Transactions on Evolutionary Computation, 6(2):182--197, April 2002.

Digital Library

[4]

J. Garcia and M. Harbour. Optimized priority assignment for tasks and messages in distributed hard real-time systems. In Third Workshop on Parallel and Distributed Real-Time Systems, 1995.

Digital Library

[5]

A. Garcia-Ortiz, L. Indrusiak, T. Murgan, and M. Glesner. Low-power coding for networks-on-chip with virtual channels. Journal of Low Power Electronics, 5(1):77--84, 2009.

[6]

R. K. Jena and G. K. Sharma. A multi-objective evolutionary algorithm based optimization model for network-on-chip synthesis. In ITNG, 2007.

Digital Library

[7]

P. Mesidis and L. Indrusiak. Genetic mapping of hard real-time applications onto NoC-based MPSoCs: A first approach. In ReCoSoC, 2011.

[8]

T. Murgan, P. B. Bacinschi, S. Pandey, A. G. Ortiz, and M. Glesner. On the necessity of combining coding with spacing and shielding for improving performance and power in very deep sub-micron interconnects. In PATMOS, volume 4644 of Lecture Notes in Computer Science. Springer, 2007.

Digital Library

[9]

N. Nedjah, M. Silva, and L. Mourelle. Customized computer-aided application mapping on NoC infrastructure using multi-objective optimization. JSA, 57(1):79--94, 2011.

Digital Library

[10]

G. Palermo, C. Silvano, and V. Zaccaria. Respir: A response surface-based pareto iterative refinement for application-specific design space exploration. IEEE TCAD, 28(12):1816--1829, 2009.

Digital Library

[11]

M. Palesi, G. Ascia, F. Fazzino, and V. Catania. Data encoding schemes in networks on chip. IEEE TCAD, 30(5):774--786, 2011.

Digital Library

[12]

V. Pareto. Cours d'economie politique. Librairie Droz, 1964.

[13]

J. Postman, T. Krishna, C. Edmonds, L.-S. Peh, and P. Chiang. Swift: A low-power network-on-chip implementing the token flow control router architecture with swing-reduced interconnects. IEEE TVLSI, 21(8):1432--1446, 2013.

[14]

A. Racu and L. Indrusiak. Using genetic algorithms to map hard real-time on NoC-based systems. In ReCoSoC, 2012.

[15]

M. N. S. M. Sayuti and L. S. Indrusiak. Real-time low-power task mapping in networks-on-chip. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2013.

[16]

J. Seo, D. Sylvester, D. Blaauw, H. Kaul, and R. Krishnamurthy. A robust edge encoding technique for energy-efficient multi-cycle interconnect. In ISLPED. IEEE, 2007.

Digital Library

[17]

Z. Shi, A. Burns, and L. Indrusiak. Schedulability analysis for real time on-chip communication with wormhole switching. IJERTCS, 1(2):1--22, 2010.

[18]

W. Zhou, Y. Zhang, and Z. Mao. Pareto based multi-objective mapping ip cores onto NoC architectures. In APCCAS, 2006.

Cited By

Khare APatil CNallamalli MChattopadhyay S(2019)Heuristic Driven Genetic Algorithm for Priority Assignment of Real-Time Communications in NoCVLSI Design and Test10.1007/978-981-13-5950-7_37(433-445)Online publication date: 25-Jan-2019
https://doi.org/10.1007/978-981-13-5950-7_37
Sham Mohd Sayuti M(2018)Simultaneous Multi-Objective Optimisation for Low-Power Real-Time Networks-On-Chip2018 4th International Conference on Electrical, Electronics and System Engineering (ICEESE)10.1109/ICEESE.2018.8703596(23-28)Online publication date: Nov-2018
https://doi.org/10.1109/ICEESE.2018.8703596
Hesham SRettkowski JGoehringer DAbd El Ghany M(2017)Survey on Real-Time Networks-on-ChipIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2016.262361928:5(1500-1517)Online publication date: 1-May-2017
https://dl.acm.org/doi/10.1109/TPDS.2016.2623619
Show More Cited By

Recommendations

Designing energy-efficient NoC for real-time embedded systems through slack optimization
DAC '13: Proceedings of the 50th Annual Design Automation Conference

Hard real-time embedded systems impose a strict latency requirement on interconnection subsystems. In the case of network-on-chip (NoC), this means each packet of a traffic stream has to be delivered within a time interval. In addition, with the ...
A Function for Hard Real-Time System Search-Based Task Mapping Optimisation
ISORC '15: Proceedings of the 2015 IEEE 18th International Symposium on Real-Time Distributed Computing

A task mapping is deemed feasible for a hard real-time embedded system if the end-to-end response times of all tasks, which include the computation and the communication delays, does not exceed their deadlines. In this paper, we propose a new fitness ...
Implementation of Hard Real-Time Embedded Control Systems

Although the domain of hard real-time systems has been thoroughly elaborated in the academic sphere, embedded computer control systems –- being an important component in mechatronic designs –- are seldom dealt with consistently. Often, off-the-shelf ...

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences

RTNS '13: Proceedings of the 21st International conference on Real-Time Networks and Systems

October 2013

298 pages

ISBN:9781450320580

DOI:10.1145/2516821

General Chairs:
Michel Auguin
LEAT, Nice, France
,
Robert de Simone
INRIA, Sophia Antipolis, France
,
Program Chairs:
Robert Davis
University of York, UK
,
Emmanuel Grolleau
LIAS, ISAE-ENSMA, France

Copyright © 2013 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

CNRS: Centre National De La Rechercue Scientifique
INRIA: Institut Natl de Recherche en Info et en Automatique

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 16 October 2013

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Funding Sources

Engineering and Physical Sciences Research Council
Universiti Sains Islam Malaysia (USIM)
Ministry of Education Malaysia (MOE)

Conference

RTNS 2013

Sponsor:

CNRS
INRIA

RTNS 2013: 21st International Conference on Real-Time Networks and Systems

October 16 - 18, 2013

Sophia Antipolis, France

Acceptance Rates

RTNS '13 Paper Acceptance Rate 29 of 62 submissions, 47%;

Overall Acceptance Rate 119 of 255 submissions, 47%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
134
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 25 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Khare APatil CNallamalli MChattopadhyay S(2019)Heuristic Driven Genetic Algorithm for Priority Assignment of Real-Time Communications in NoCVLSI Design and Test10.1007/978-981-13-5950-7_37(433-445)Online publication date: 25-Jan-2019
https://doi.org/10.1007/978-981-13-5950-7_37
Sham Mohd Sayuti M(2018)Simultaneous Multi-Objective Optimisation for Low-Power Real-Time Networks-On-Chip2018 4th International Conference on Electrical, Electronics and System Engineering (ICEESE)10.1109/ICEESE.2018.8703596(23-28)Online publication date: Nov-2018
https://doi.org/10.1109/ICEESE.2018.8703596
Hesham SRettkowski JGoehringer DAbd El Ghany M(2017)Survey on Real-Time Networks-on-ChipIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2016.262361928:5(1500-1517)Online publication date: 1-May-2017
https://dl.acm.org/doi/10.1109/TPDS.2016.2623619
Sayuti MIndrusiak L(2015)A constructive task mapping algorithm for hard real-time embedded NoCs2015 IEEE Conference on Systems, Process and Control (ICSPC)10.1109/SPC.2015.7473571(123-128)Online publication date: Dec-2015
https://doi.org/10.1109/SPC.2015.7473571
Sayuti MIndrusiak L(2015)Simultaneous Optimisation of Task Mapping and Priority Assignment for Real-Time Embedded NoCsProceedings of the 2015 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing10.1109/PDP.2015.84(692-695)Online publication date: 4-Mar-2015
https://dl.acm.org/doi/10.1109/PDP.2015.84
Sayuti MIndrusiak L(2015)A Function for Hard Real-Time System Search-Based Task Mapping OptimisationProceedings of the 2015 IEEE 18th International Symposium on Real-Time Distributed Computing10.1109/ISORC.2015.37(66-73)Online publication date: 13-Apr-2015
https://dl.acm.org/doi/10.1109/ISORC.2015.37
Indrusiak L(2015)Real-time mixed-criticality Network-on-Chip resource allocation2015 International Conference on High Performance Computing & Simulation (HPCS)10.1109/HPCSim.2015.7237091(559-560)Online publication date: Jul-2015
https://doi.org/10.1109/HPCSim.2015.7237091

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten