research-article

Z-MAP: A Zone-Based Flash Translation Layer with Workload Classification for Solid-State Drive

Authors:

Jun YangAuthors Info & Claims

ACM Transactions on Storage (TOS), Volume 11, Issue 1

Article No.: 4, Pages 1 - 33

https://doi.org/10.1145/2629663

Published: 24 February 2015 Publication History

Abstract

Existing space management and address mapping schemes for flash-based Solid-State-Drive (SSD) operate either at page or block granularity, with inevitable limitations in terms of memory requirement, performance, garbage collection, and scalability. To overcome these limitations, we proposed a novel space management and address mapping scheme for flash referred to as Z-MAP, which manages flash space at granularity of Zone. Each Zone consists of multiple numbers of flash blocks. Leveraging workload classification, Z-MAP explores Page-mapping Zone (Page Zone) to store random data and handle a large number of partial updates, and Block-mapping Zone (Block Zone) to store sequential data and lower the overall mapping table. Zones are dynamically allocated and a mapping scheme for a Zone is determined only when it is allocated. Z-MAP uses a small part of Flash memory or phase change memory as a streaming Buffer Zone to log data sequentially and migrate data into Page Zone or Block Zone based on workload classification. A two-level address mapping is designed to reduce the overall mapping table and address translation latency. Z-MAP classifies data before it is permanently stored into Flash memory so that different workloads can be isolated and garbage collection overhead can be minimized.

Z-MAP has been extensively evaluated by trace-driven simulation and a prototype implementation on OpenSSD. Our benchmark results conclusively demonstrate that Z-MAP can achieve up to 76% performance improvement, 81% mapping table reduction, and 88% garbage collection overhead reduction compared to existing Flash Translation Layer (FTL) schemes.

References

[1]

N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy. 2008. Design tradeoffs for SSD performance. In Proceedings of the USENIX Annual Technical Conference (ATC’08). 57--70.

Digital Library

[2]

A. Badam and V. S. Pai. 2011. SSDAlloc: Hybrid SSD/RAM memory management made easy. In Proceedings of the 10th USENIX Symposium on Network Systems Design and Implementation (NSDI’11).

Digital Library

[3]

L. Benini, A. Bogliolo, and G. D. Micheli. 2000. A survey of design techniques for system-level dynamic power management. IEEE Trans. VLSI Syst. 8, 3 (June 2000), 299--316.

Digital Library

[4]

F. Chen, D. A. Koufaty, and X. D. Zhang. 2009. Understanding intrinsic characteristics and system implications of flash memory based solid state drives. In Proceedings of the 11th International Joint Conference on Measurement and Modeling of Computer Systems (SIGMETRICS’09). 181--192.

Digital Library

[5]

F. Chen, T. Luo, and X. Zhang. 2011. CAFTL: A content-aware flash translation layer enhancing the lifespan of flash memory based solid state drives. In Proceedings of the 9th USENIX Conference on File and Storage Technologies (FAST’11). 77--90.

Digital Library

[6]

R. Cheveresan, M. Ramsay, C. Feucht, and I. Sharapov. 2007. Characteristics of workloads used in high performance and technical computing. In Proceedings of the 20th Annual International Conference on Supercomputing (ICS’07). 73--82.

Digital Library

[7]

H. J. Choi, S.-H. Lim, and K. H. Park. 2009. JFTL: A flash translation layer based on a journal remapping for flash memory. ACM Trans. Storage 4, 4 (Jan. 2009), Article 14.

Digital Library

[8]

L. M. Grupp, J. D. Davis, and S. Swanson. 2012. The bleak future of NAND flash memory. In Proceedings of the 10th USENIX Conference on File and Storage Technologies (FAST’12).

Digital Library

[9]

A. Gupta, Y. Kim, and B. Urgaonkar. 2009. DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings. In Proceedings of the 14th International Conference on. Architectural Support for Programming Languages and Operating Systems (ASPLOS’09). 229--240.

Digital Library

[10]

A. Gupta, R. Pisolkar, B. Urgaonkar, and A. Sivasubramaniam. 2011. Leveraging value locality in optimizing NAND flash-based SSDs. In Proceedings of the 9th USENIX Conference on File and Storage Technologies (FAST’11). USENIX.

Digital Library

[11]

D. Hildebrand, L. Ward, and P. Honeyman. 2006. Large files, small writes, and pNFS. In Proceedings of the 20th Annual International Conference on Supercomputing (ICS’06). 116--124.

Digital Library

[12]

Y. Hu, H. Jiang, D. Feng, L. Tian, S. Zhang, J. Liu, W. Tong, Y. Qin, and L. Wang. 2010. Achieving page-mapping FTL performance at block-mapping FTL cost by hiding address translation. In Proceedings of the 2010 IEEE 26th Symposium on Mass Storage Systems and Technologies (MSST’10).

Digital Library

[13]

Y. Hu, H. Jiang, D. Feng, L. Tian, H. Luo, and S. Zhang. 2011. Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity. In Proceedings of the 20th Annual International Conference on Supercomputing (ICS’11). 96--107.

Digital Library

[14]

S. Jiang, L. Zhang, X. Yuan, H. Hu, and Y. Chen. 2011. S-FTL: An efficient address translation for flash memory by exploiting spatial locality. In Proceedings of the 2010 IEEE 26th Symposium on Mass Storage Systems and Technologies (MSST’11). 1--12.

Digital Library

[15]

J.-U. Kang, H. Jo, J.-S. Kim, and J. Lee. 2006. A superblock-based flash translation layer for NAND flash memory. In Proceedings of the 6th ACM & IEEE International Conference on Embedded Software (EMSOFT’’06). 161--170.

Digital Library

[16]

H. Kim and S. Ahn. 2008. BPLRU: A buffer management scheme for improving random writes in flash storage. In Proceedings of the 6th USENIX Conference on File and Storage Technologies (FAST’08). 239--252.

Digital Library

[17]

J. Kim, J. M. Kim, S. H. Noh, S. L. Min, and Y. Cho. 2002. A space-efficient flash translation layer for compact flash systems. IEEE Trans. Consum. Electron. 48, 2, 366--375.

Digital Library

[18]

H. Kwon, E. Kim, J. Choi, D. Lee, and S. H. Noh. 2010. Janus-FTL: Finding the optimal point on the spectrum between page and block mapping schemes. In Proceedings of the 10th International Conference on Embedded Software (EMSOFT’10). 169--178.

Digital Library

[19]

S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song. 2007. A log buffer based flash translation layer using fully associative sector translation. ACM Trans. Embedded Comput. Syst. 6, 3 (July 2007), Article 18.

Digital Library

[20]

S. Lee, D. Shin, Y.-J. Kim, and J. Kim. 2008. Last: Locality-aware sector translation for nand flash memory-based storage systems. SIGOPS Oper. Syst. Rev. 42, 6 (Oct. 2008), 36--42.

Digital Library

[21]

J. Lee, Y. Oh, H. Kwon, J. Choi, D. Lee, and S. H. Noh. 2013. TinyFTL: An FTL architecture for flash memory cards with scarce resources. In Proceedings of the 4th Asia-Pacific Workshop on Systems (APSys’13).

Digital Library

[22]

S. P. Lim, S. W. Lee, and L. B. Moon. 2010. FASTer FTL for enterprise-class flash memory SSDs. In Proceedings of the 2010 International Workshop on Storage Network Architecture and Parallel I/Os (SNAPI’10).

Digital Library

[23]

R. Liu, C. Yang, and W. Wu. 2012. Optimizing NAND flash-based SSDs via retention relaxation. In Proceedings of the 10th USENIX Conference on File and Storage Technologies (FAST’12).

Digital Library

[24]

C. Mina, K. Kimb, H. Choc, S. Leed, and Y. I. Eom. 2012. SFS: Random write considered harmful in solid state drives. In Proceedings of the 10th USENIX Conference on File and Storage Technologies (FAST’12).

Digital Library

[25]

Y. Pan, G. Dong, and T. Zhang. 2011. Exploiting memory device wear-out dynamics to improve NAND flash memory system performance. In Proceedings of the 9th USENIX Conference on File and Storage Technologies (FAST’11). 245--258.

Digital Library

[26]

D. Park, B. Debnath, and D. Du. 2009. CFTL: A convertible flash translation layer with consideration of data access patterns. Technical Report TR 09-023, University of Minnesota.

[27]

A. Rajimwale, V. Prabhakaran, and J. D. Davis. 2009. Block management in solid-state devices. In Proceedings of the USENIX Annual Technical Conference (ATC’09).

Digital Library

[28]

R. Ramakrishnan and J. Gehrke. 2007. Database Management Systems (3rd ed.). McGraw-Hill, New York.

Digital Library

[29]

J. Ren and Q. Yang. 2011. I-CASH: Intelligently coupled array of SSD and HDD. In Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture (HPCA’11). 278--289.

Digital Library

[30]

SNIA. 2011. Block IO Traces. Retrieved from http://iotta.snia.org/tracetypes/3.

[31]

A. Sweeney, D. Doucette, W. Hu, C. Anderson, M. Nishimoto, and G. Peck. 1996. Scalability in the XFS file system. In Proceedings of the USENIX Annual Technical Conference (ATC’96).

Digital Library

[32]

OpenSSD. 2014. The OpenSSD Project. Retrieved from http://www.openssd-project.org/wiki/The_OpenSSD_Project.

[33]

Q. S. Wei, B. Z. Gong, P. Suraj, V. Bharadwaj, L. F. Zeng, and K. Okada. 2011. WAFTL: A workload adaptive flash translation layer with data partition. In Proceedings of the 2011 IEEE 27th Symposium on Mass Storage Systems and Technologies (MSST’11).

Digital Library

[34]

G. Wu and X. He. 2011. Reducing SSD read latency via NAND flash program and erase suspension. In Proceedings of the 9th USENIX Conference on File and Storage Technologies (FAST’11).

Digital Library

Cited By

Wu JWang YWang JWang HLin T(2023)How does solid‐state drives cluster perform for distributed file systems: An empirical studyConcurrency and Computation: Practice and Experience10.1002/cpe.770935:21Online publication date: Apr-2023
https://doi.org/10.1002/cpe.7709
Sung DSon YEom HKim S(2022)Improving I/O Performance via Address Remapping in NVMe InterfaceIEEE Access10.1109/ACCESS.2022.322173310(119722-119733)Online publication date: 2022
https://doi.org/10.1109/ACCESS.2022.3221733
Liu YZeng GGeng W(2019)A Novel Independent Channel Addressing Flash Translation Layer Scheme2019 IEEE 3rd Information Technology, Networking, Electronic and Automation Control Conference (ITNEC)10.1109/ITNEC.2019.8729164(1047-1051)Online publication date: Mar-2019
https://doi.org/10.1109/ITNEC.2019.8729164
Show More Cited By

Index Terms

Z-MAP: A Zone-Based Flash Translation Layer with Workload Classification for Solid-State Drive
1. Hardware
  1. Communication hardware, interfaces and storage
    1. Buses and high-speed links
2. Software and its engineering
  1. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Memory management
        Secondary storage

Recommendations

ComboFTL: Improving performance and lifespan of MLC flash memory using SLC flash buffer

Multi-level cell (MLC) flash memory has lower bit cost compared to single-level cell (SLC) flash memory. However, there are several obstacles to the wide use of MLC flash memory, including slow write performance and shorter lifespan. To improve the ...
RFTL: improving performance of selective caching-based page-level FTL through replication

The internal nature of flash memory technology, makes its performance highly dependent on workload characteristics causing poor performance on random writes. To solve this, Demand-based Flash Translation Layer (DFTL) which selectively caches page-level ...
Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices

While NAND flash memory is used in a variety of end-user devices, it has a few disadvantages, such as asymmetric speed of read and write operations, inability to in-place updates, among others. To overcome these problems, various flash-aware strategies ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Storage

ACM Transactions on Storage Volume 11, Issue 1

February 2015

100 pages

ISSN:1553-3077

EISSN:1553-3093

DOI:10.1145/2705611

Editor:
Darrell Long
University of California Santa Cruz, USA

Issue’s Table of Contents

Copyright © 2015 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 24 February 2015

Accepted: 01 March 2014

Revised: 01 January 2014

Received: 01 May 2013

Published in TOS Volume 11, Issue 1

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

Science and Engineering Research Council Grant, Agency for Science, Technology and Research (A-STAR), Singapore

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

8
Total Citations
View Citations
476
Total Downloads

Downloads (Last 12 months)27
Downloads (Last 6 weeks)1

Reflects downloads up to 09 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Wu JWang YWang JWang HLin T(2023)How does solid‐state drives cluster perform for distributed file systems: An empirical studyConcurrency and Computation: Practice and Experience10.1002/cpe.770935:21Online publication date: Apr-2023
https://doi.org/10.1002/cpe.7709
Sung DSon YEom HKim S(2022)Improving I/O Performance via Address Remapping in NVMe InterfaceIEEE Access10.1109/ACCESS.2022.322173310(119722-119733)Online publication date: 2022
https://doi.org/10.1109/ACCESS.2022.3221733
Liu YZeng GGeng W(2019)A Novel Independent Channel Addressing Flash Translation Layer Scheme2019 IEEE 3rd Information Technology, Networking, Electronic and Automation Control Conference (ITNEC)10.1109/ITNEC.2019.8729164(1047-1051)Online publication date: Mar-2019
https://doi.org/10.1109/ITNEC.2019.8729164
Kim SEom HSon Y(2019)Improving Spatial Locality in Virtual Machine for Flash StorageIEEE Access10.1109/ACCESS.2018.28864737(1668-1676)Online publication date: 2019
https://doi.org/10.1109/ACCESS.2018.2886473
Yeo DPaik JChung T(2018)Hierarchical Request-Size-Aware Flash Translation Layer Based on Page-Level MappingJournal of Circuits, Systems and Computers10.1142/S0218126619501172(1950117)Online publication date: 6-Sep-2018
https://doi.org/10.1142/S0218126619501172
Uchigaito HMiura SNito T(2018)Efficient Data-Allocation Scheme for Eliminating Garbage Collection During Analysis of Big Graphs Stored in NAND Flash MemoryIEEE Transactions on Computers10.1109/TC.2017.277562467:5(646-657)Online publication date: 1-May-2018
https://doi.org/10.1109/TC.2017.2775624
Wei QWang CChen CYang YYang JXue MMohr BRaghavan P(2017)Transactional NVM cache with high performance and crash consistencyProceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis10.1145/3126908.3126940(1-12)Online publication date: 12-Nov-2017
https://dl.acm.org/doi/10.1145/3126908.3126940
Chen FZhang TZhang X(2017)Software Support Inside and Outside Solid-State Devices for High Performance and High EfficiencyProceedings of the IEEE10.1109/JPROC.2017.2679490105:9(1650-1665)Online publication date: Sep-2017
https://doi.org/10.1109/JPROC.2017.2679490

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents