Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

Neighbor-cell assisted error correction for MLC NAND flash memories

Published: 16 June 2014 Publication History

Abstract

Continued scaling of NAND flash memory to smaller process technology nodes decreases its reliability, necessitating more sophisticated mechanisms to correctly read stored data values. To distinguish between different potential stored values, conventional techniques to read data from flash memory employ a single set of reference voltage values, which are determined based on the overall threshold voltage distribution of flash cells. Unfortunately, the phenomenon of program interference, in which a cell's threshold voltage unintentionally changes when a neighboring cell is programmed, makes this conventional approach increasingly inaccurate in determining the values of cells.
This paper makes the new empirical observation that identifying the value stored in the immediate-neighbor cell makes it easier to determine the data value stored in the cell that is being read. We provide a detailed statistical and experimental characterization of threshold voltage distribution of flash memory cells conditional upon the immediate-neighbor cell values, and show that such conditional distributions can be used to determine a set of read reference voltages that lead to error rates much lower than when a single set of reference voltage values based on the overall distribution are used. Based on our analyses, we propose a new method for correcting errors in a flash memory page, neighbor-cell assisted correction (NAC). The key idea is to re-read a flash memory page that fails error correction codes (ECC) with the set of read reference voltage values corresponding to the conditional threshold voltage distribution assuming a neighbor cell value and use the re-read values to correct the cells that have neighbors with that value. Our simulations show that NAC effectively improves flash memory lifetime by 33% while having no (at nominal lifetime) or very modest (less than 5% at extended lifetime) performance overhead.

References

[1]
Y. Cai et al., "Error Patterns in MLC NAND Flash Memory: Measurement, Characterization and Analysis", DATE 2012.
[2]
N. Mielke, "Bit Error Rate in NAND Flash Memories", IRPS 2008.
[3]
Y. Cai et al., "Program Interference in MLC NAND Flash Memory: Characterization, Modeling, and Mitigation", ICCD 2013.
[4]
Y. Cai et al. "Threshold Voltage Distribution in MLC NAND Flash Memory: Characterization, Analysis, and Modeling", DATE 2013.
[5]
K. Park et al., "A Zeroing Cell-to-cell Interference Page Architecture with Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories", JSSC 2008.
[6]
R. Liu et al., "Optimizing NAND Flash-Based SSDs via Retention Relaxation", FAST 2012.
[7]
Y. Cai et al. "Flash Correct-and-Refresh: Retention-Aware Error Management for Increased Flash Memory Lifetime", ICCD 2012.
[8]
Y. Cai et al., "Error Analysis and Retention-Aware Error Management for NAND flash memory," Intel Technology Journal 2013.
[9]
H. Shim et al., "Highly Reliable 26nm 64Gb MLC E2NAND Flash Memory with MSP Controller", VLSIT, 2011.
[10]
T. Kim et al., "Cell-to-cell Interference Compensation Schemes Using Reduced Symbol Pattern of Interfering Cells for MLC NAND Flash Memory", IEEE Transactions on Magnetics 2013.
[11]
G. Dong et al., "Using Data Postcompensation and Predistortion to Tolerate Cell-to-cell Interference in MLC NAND Flash Memory", IEEE Transactions on Circuits and Systems I, 2010.
[12]
S. Lin et al., "Error Control Coding (2nd Edition)", Prentice Hall 2004.
[13]
Y. Cai et al. "FPGA-Based Solid-State Drive Prototyping Platform", FCCM 2011.
[14]
J. Cha et al., "Data Randomization Scheme for Endurance Enhancement and Interference Mitigation of Multilevel Flash Memory Devices", ETRI Journal, 2013.
[15]
C. Kim et al., "A 21 nm High Performance 64 Gb MLC NAND Flash Memory with 400 MB/s Asynchronous Toggle DDR Interface", JSSC 2012.
[16]
D. Lee et al., "Estimation of NAND Flash Memory Threshold Voltage Distribution for Optimum Soft-Decision Error Correction", IEEE Transactions on Signal Processing 2013.
[17]
S. Yasarapu, "Architectural Requirements for MLC based SSDs", FMS 2011.
[18]
J. Bucy et al., "The DiskSim Simulation Environment Version 4.0 Reference Manual", Technical Report 2008.
[19]
N. Agrawal et al., "Design Tradeoffs for SSD Performance", USENIX 2008.
[20]
Open Source at HP Labs, http://tesla.hpl.hp.com/opensource
[21]
J. Katcher, "Postmark: a New File System Benchmark", Technical Report, 1997.
[22]
SNIA: IOTTA Repository, http://iotta.snia.org/tracetypes/3.
[23]
UMass Trace: http://traces.cs.umass.edu/index.php/Storage/Storage

Cited By

View all
  • (2024)Data-Aware 3-D TLC NAND flash Memory Reliability OptimizationIEEE Transactions on Electron Devices10.1109/TED.2024.344156871:10(5962-5974)Online publication date: Oct-2024
  • (2024)Reliability Impacts Among Neighboring Wordlines on 3D QLC NAND Flash2024 13th Non-Volatile Memory Systems and Applications Symposium (NVMSA)10.1109/NVMSA63038.2024.10693657(1-6)Online publication date: 21-Aug-2024
  • (2024)Rethinking the Producer-Consumer Relationship in Modern DRAM-Based SystemsIEEE Access10.1109/ACCESS.2024.351437712(196207-196239)Online publication date: 2024
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM SIGMETRICS Performance Evaluation Review
ACM SIGMETRICS Performance Evaluation Review  Volume 42, Issue 1
Performance evaluation review
June 2014
569 pages
ISSN:0163-5999
DOI:10.1145/2637364
Issue’s Table of Contents
  • cover image ACM Conferences
    SIGMETRICS '14: The 2014 ACM international conference on Measurement and modeling of computer systems
    June 2014
    614 pages
    ISBN:9781450327893
    DOI:10.1145/2591971
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 16 June 2014
Published in SIGMETRICS Volume 42, Issue 1

Check for updates

Author Tags

  1. ecc
  2. error correction
  3. fault tolerance
  4. nand flash memory
  5. program interference
  6. threshold voltage distribution

Qualifiers

  • Research-article

Funding Sources

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)23
  • Downloads (Last 6 weeks)4
Reflects downloads up to 18 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2024)Data-Aware 3-D TLC NAND flash Memory Reliability OptimizationIEEE Transactions on Electron Devices10.1109/TED.2024.344156871:10(5962-5974)Online publication date: Oct-2024
  • (2024)Reliability Impacts Among Neighboring Wordlines on 3D QLC NAND Flash2024 13th Non-Volatile Memory Systems and Applications Symposium (NVMSA)10.1109/NVMSA63038.2024.10693657(1-6)Online publication date: 21-Aug-2024
  • (2024)Rethinking the Producer-Consumer Relationship in Modern DRAM-Based SystemsIEEE Access10.1109/ACCESS.2024.351437712(196207-196239)Online publication date: 2024
  • (2023)A shared page-aware machine learning assisted method for predicting and improving multi-level cell NAND flash memory life expectancyMicroelectronics Reliability10.1016/j.microrel.2022.114867140(114867)Online publication date: Jan-2023
  • (2022)LDPC code-dependent quantization for the NAND flash channelSCIENTIA SINICA Informationis10.1360/SSI-2021-015052:8(1542)Online publication date: 4-Aug-2022
  • (2022)Exploiting Binary Equilibrium for Efficient LDPC Decoding in 3D NAND Flash2022 IEEE 28th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)10.1109/RTCSA55878.2022.00018(113-119)Online publication date: Aug-2022
  • (2021)Intelligent Architectures for Intelligent Computing Systems2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE51398.2021.9474073(318-323)Online publication date: 1-Feb-2021
  • (2020)Making disk failure predictions SMARTer!Proceedings of the 18th USENIX Conference on File and Storage Technologies10.5555/3386691.3386706(151-168)Online publication date: 24-Feb-2020
  • (2020)WoLFRaM: Enhancing Wear-Leveling and Fault Tolerance in Resistive Memories using Programmable Address Decoders2020 IEEE 38th International Conference on Computer Design (ICCD)10.1109/ICCD50377.2020.00044(187-196)Online publication date: Oct-2020
  • (2020)CeSR + Assisted LDPC: A Holistic Strategy to Improve MLC NAND Flash ReliabilityIEEE Access10.1109/ACCESS.2020.29852918(63239-63254)Online publication date: 2020
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media