Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/2684746.2689151acmconferencesArticle/Chapter ViewAbstractPublication PagesfpgaConference Proceedingsconference-collections
poster

Accelerating Complete Decision Support Queries Through High-Level Synthesis Technology (Abstract Only)

Published: 22 February 2015 Publication History

Abstract

Recently, with the rise of Internet of Things and Big Data, acceleration of database analytics in order to have faster query processing capabilities has gained significant attention. At the same time, High-Level Synthesis (HLS) technology has matured and is now a promising approach to design such hardware accelerators. In this work, we use a modern HLS, Vivado to design high-performance database accelerators for filtering, aggregation, sorting, merging and join operations. Later, we use these as building blocks to implement an acceleration system for in-memory databases on a Virtex-7 FPGA, detailed enough to run full TPC-H benchmarks completely in hardware. Presenting performance, area and memory requirements, we show up to 140x speedup compared to a software DBMS, and demonstrate that HLS technology is indeed a very appropriate match for database acceleration.

References

[1]
K. E. Batcher. Sorting networks and their applications. In Proc. spring joint computer conference, pages 307--314. ACM, 1968.
[2]
J. Casper and K. Olukotun. Hardware acceleration of database operations. In FPGA '14, pages 151--160.
[3]
C. Dennl, D. Ziener, and J. Teich. On-the-fly composition of FPGA-based SQL query accelerators using a partially reconfigurable module library. In Proc. FCCM, IEEE, pages 45--52, 2012.
[4]
R. J. Halstead, B. Sukhwani, H. Min, M. Thoennes, P. Dube, S. Asaad, and B. Iyer. Accelerating join operation for relational databases with FPGAs. In Proc. FCCM, pages 17--20, 2013.
[5]
Z. Istvan, G. Alonso, M. Blott, and K. A. Vissers. A flexible hash table design for 10gbps key-value stores on fpgas. In FPL, pages 1--8, 2013.
[6]
D. Koch and J. Torresen. Fpgasort: A high performance sorting architecture exploiting run-time reconfiguration on fpgas for large problem sorting. In FPGA '11, pages 45--54.
[7]
R. Mueller, J. Teubner, and G. Alonso. Glacier: A query-to-hardware compiler. In SIGMOD '10, pages 1159--1162.
[8]
A. Parashar et al. Triggered instructions: A control paradigm for spatially-programmed architectures. SIGARCH Comput. Archit. News, pages 142--153.
[9]
L. Wu, A. Lottarini, T. K. Paine, M. A. Kim, and K. A. Ross. Q100: The architecture and design of a database processing unit. In ASPLOS '14, pages 255--268.
[10]
L. K. Wu, R. J. Barker, M. A. Kim, and K. A. Ross. Hardware-accelerated range partitioning. In Columbia University Computer Science Technical Reports, 2012.

Cited By

View all
  • (2017)Accelerators for Breast Cancer DetectionACM Transactions on Embedded Computing Systems10.1145/298363016:3(1-25)Online publication date: 28-Mar-2017
  • (2015)High Level Synthesis of RDF Queries for Graph AnalyticsProceedings of the IEEE/ACM International Conference on Computer-Aided Design10.5555/2840819.2840865(323-330)Online publication date: 2-Nov-2015
  • (2015)High level synthesis of RDF queries for graph analytics2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD.2015.7372587(323-330)Online publication date: Nov-2015

Index Terms

  1. Accelerating Complete Decision Support Queries Through High-Level Synthesis Technology (Abstract Only)

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    FPGA '15: Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
    February 2015
    292 pages
    ISBN:9781450333153
    DOI:10.1145/2684746
    Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 22 February 2015

    Check for updates

    Author Tags

    1. database
    2. decision support queries
    3. hardware acceleration
    4. high level synthesis
    5. join
    6. sort

    Qualifiers

    • Poster

    Conference

    FPGA '15
    Sponsor:

    Acceptance Rates

    FPGA '15 Paper Acceptance Rate 20 of 102 submissions, 20%;
    Overall Acceptance Rate 125 of 627 submissions, 20%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 25 Dec 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2017)Accelerators for Breast Cancer DetectionACM Transactions on Embedded Computing Systems10.1145/298363016:3(1-25)Online publication date: 28-Mar-2017
    • (2015)High Level Synthesis of RDF Queries for Graph AnalyticsProceedings of the IEEE/ACM International Conference on Computer-Aided Design10.5555/2840819.2840865(323-330)Online publication date: 2-Nov-2015
    • (2015)High level synthesis of RDF queries for graph analytics2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD.2015.7372587(323-330)Online publication date: Nov-2015

    View Options

    View options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media