research-article

Data access optimization in a processing-in-memory system

Authors:

Bryan Rosenburg,

Olivier Sallenave,

Carlo Bertolli,

Jose Brunheroto,

Ravi NairAuthors Info & Claims

CF '15: Proceedings of the 12th ACM International Conference on Computing Frontiers

Article No.: 6, Pages 1 - 8

https://doi.org/10.1145/2742854.2742863

Published: 06 May 2015 Publication History

Abstract

The Active Memory Cube (AMC) system is a novel heterogeneous computing system concept designed to provide high performance and power-efficiency across a range of applications. The AMC architecture includes general-purpose host processors and specially designed in-memory processors (processing lanes) that would be integrated in a logic layer within 3D DRAM memory. The processing lanes have large vector register files but no power-hungry caches or local memory buffers. Performance depends on how well the resulting higher effective memory latency within the AMC can be managed. In this paper, we describe a combination of programming language features, compiler techniques, operating system interfaces, and hardware design that can effectively hide memory latency for the processing lanes in an AMC system. We present experimental data to show how this approach improves the performance of a set of representative benchmarks important in high performance computing applications. As a result, we are able to achieve high performance together with power efficiency using the AMC architecture.

References

[1]

P. Balaprakash, D. Buntinas, A. Chan, A. Guha, R. Gupta, S. H. K. Narayanan, A. A. Chien, P. Hovland, and B. Norris. Exascale workload characterization and architecture implications. In Proceedings of the High Performance Computing Symposium, pages 5:1--5:8, San Diego, CA, USA, 2013.

Digital Library

[2]

T. Chen, R. Raghavan, J. Dale, and E. Iwata. Cell broadband engine architecture and its first implementation-a performance view. IBM Journal of Research and Development, 51(5): 559--572, Sept 2007.

Digital Library

[3]

M. Chu, N. Jayasena, D. P. Zhang, and M. Ignatowski. High-level programming model abstractions for processing in memory. In 1st Workshop on Near-Data Processing in conjunction with the 46th IEEE/ACM International Symposium on Microarchitecture, 2013.

[4]

W. Feng and K. Cameron. The Green500 List: Encouraging sustainable supercomputing. Computer, 40(12): 50--55, Dec 2007. http://www.green500.org.

Digital Library

[5]

A. Gara and R. Nair. Exascale computing: What future architectures will mean for the user community. In PARCO'09, pages 3--15, 2009.

[6]

R. Garg and L. Hendren. A portable and high-performance general matrix-multiply (GEMM) library for GPUs and single-chip CPU/GPU systems. In Proceedings of the 2014 22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, 2014.

Digital Library

[7]

C. Gregg and K. Hazelwood. Where is the data? Why you cannot debate CPU vs. GPU performance without the answer. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS '11, pages 134--144, Washington, DC, USA, 2011.

Digital Library

[8]

W. Gropp, E. Lusk, and A. Skjellum. Using MPI: Portable Parallel Programming with the Message-passing Interface. Number v. 1 in Scientific and engineering computation. MIT Press, 1999.

Digital Library

[9]

J. Jeffers and J. Reinders. Intel Xeon Phi Coprocessor High Performance Programming. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2013.

Digital Library

[10]

D. Kirk. NVIDIA CUDA software and GPU parallel computing architecture. In Proceedings of the 6th International Symposium on Memory Management, ISMM '07, pages 103--104, New York, NY, USA, 2007. ACM.

Digital Library

[11]

Lawrence Livermore National Laboratory. Livermore Unstructured Lagrangian Explicit Shock Hydrodynamics (LULESH). https://codesign.llnl.gov/lulesh.php.

[12]

B. Li, H. Chang, S. Song, C. Su, T. Meyer, J. Mooring, and K. Cameron. The power-performance tradeoffs of the Intel Xeon Phi on HPC applications. In Proceedings of the Parallel and Distributed Processing Symposium Workshops & PhD Forum, 2014.

Digital Library

[13]

G. Mitra, E. Stotzer, A. Jayaraj, and A. Rendell. Implementation and optimization of the OpenMP accelerator model for the TI Keystone II architecture. In L. DeRose, B. de Supinski, S. Olivier, B. Chapman, and M. Muller, editors, Using and Improving OpenMP for Devices, Tasks, and More, volume 8766 of Lecture Notes in Computer Science, pages 202--214. 2014.

[14]

R. Nair et al. Active Memory Cube: A Processing-in-memory Architecture for Exascale Systems. IBM Journal of Research and Development, 59(2/3), 2015.

[15]

OpenMP ARB. OpenMP application program interface version 4.0, May 2013.

[16]

D. Zhang, N. Jayasena, A. Lyashevsky, J. L. Greathouse, L. Xu, and M. Ignatowski. TOP-PIM: Throughput-oriented programmable processing in memory. In Proceedings of the 23rd International Symposium on High-performance Parallel and Distributed Computing, HPDC '14, pages 85--98, New York, NY, USA, 2014.

Digital Library

[17]

D. P. Zhang, N. Jayasena, A. Lyashevsky, J. Greathouse, M. Meswani, M. Nutter, and M. Ignatowski. A new perspective on processing-in-memory architecture design. In Proceedings of the ACM SIGPLAN Workshop on Memory Systems Performance and Correctness, MSPC '13, pages 7:1--7:3, New York, NY, USA, 2013.

Digital Library

Cited By

Choi DJeong TYeom JChung E(2023)Operand-Oriented Virtual Memory Support for Near-Memory ProcessingIEEE Transactions on Computers10.1109/TC.2023.324388172:8(2250-2263)Online publication date: 1-Aug-2023
https://doi.org/10.1109/TC.2023.3243881
Gómez-Luna JGuo YBrocard SLegriel JCimadomo ROliveira GSingh GMutlu O(2023)Evaluating Machine LearningWorkloads on Memory-Centric Computing Systems2023 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)10.1109/ISPASS57527.2023.00013(35-49)Online publication date: Apr-2023
https://doi.org/10.1109/ISPASS57527.2023.00013
Yavits LKaplan RGinosar R(2022)GIRAF: General Purpose In-Storage Resistive Associative FrameworkIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2021.306544833:2(276-287)Online publication date: 1-Feb-2022
https://doi.org/10.1109/TPDS.2021.3065448
Show More Cited By

Index Terms

Data access optimization in a processing-in-memory system
1. Computer systems organization
  1. Architectures
    1. Other architectures
      1. Heterogeneous (hybrid) systems

Recommendations

Enabling Hybrid PCM Memory System with Inherent Memory Management
RACS '16: Proceedings of the International Conference on Research in Adaptive and Convergent Systems

Replacing the traditional volatile main memory, e.g., DRAM, with a non-volatile phase change memory (PCM) has become a possible solution to reduce the energy consumption of computing systems. To further reduce the bit cost of PCM, the development trend ...
Morphable memory system: a robust architecture for exploiting multi-level phase change memories
ISCA '10

Phase Change Memory (PCM) is emerging as a scalable and power efficient technology to architect future main memory systems. The scalability of PCM is enhanced by the property that PCM devices can store multiple bits per cell. While such Multi-Level Cell ...
Processing-in-memory techniques for hiding memory access latency

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

CF '15: Proceedings of the 12th ACM International Conference on Computing Frontiers

May 2015

413 pages

ISBN:9781450333580

DOI:10.1145/2742854

General Chairs:
Claudia Di Napoli
Istituto di Calcolo e Reti ad Alte Prestazioni, CNR, ITALY
,
Valentina Salapura
IBM T. J. Watson Research Center
,
Program Chairs:
Hubertus Franke
IBM T.J.Watson Research Center
,
Rui Hou
Institute for Computing Technology, Chinese Academy of Sciences, PRC

Copyright © 2015 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Sponsors

SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 06 May 2015

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Conference

CF'15

Sponsor:

SIGMICRO

CF'15: Computing Frontiers Conference

May 18 - 21, 2015

Ischia, Italy

Acceptance Rates

CF '15 Paper Acceptance Rate 33 of 96 submissions, 34%;

Overall Acceptance Rate 273 of 785 submissions, 35%

Upcoming Conference

CF '25

Sponsor:
sigmicro

22nd ACM International Conference on Computing Frontiers

May 28 - 30, 2025

Cagliari , Italy

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

30
Total Citations
View Citations
637
Total Downloads

Downloads (Last 12 months)51
Downloads (Last 6 weeks)9

Reflects downloads up to 26 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Choi DJeong TYeom JChung E(2023)Operand-Oriented Virtual Memory Support for Near-Memory ProcessingIEEE Transactions on Computers10.1109/TC.2023.324388172:8(2250-2263)Online publication date: 1-Aug-2023
https://doi.org/10.1109/TC.2023.3243881
Gómez-Luna JGuo YBrocard SLegriel JCimadomo ROliveira GSingh GMutlu O(2023)Evaluating Machine LearningWorkloads on Memory-Centric Computing Systems2023 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)10.1109/ISPASS57527.2023.00013(35-49)Online publication date: Apr-2023
https://doi.org/10.1109/ISPASS57527.2023.00013
Yavits LKaplan RGinosar R(2022)GIRAF: General Purpose In-Storage Resistive Associative FrameworkIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2021.306544833:2(276-287)Online publication date: 1-Feb-2022
https://doi.org/10.1109/TPDS.2021.3065448
Gomez-Luna JGuo YBrocard SLegriel JCimadomo ROliveira GSingh GMutlu O(2022)Machine Learning Training on a Real Processing-in-Memory System2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)10.1109/ISVLSI54635.2022.00064(292-295)Online publication date: Jul-2022
https://doi.org/10.1109/ISVLSI54635.2022.00064
Fernandez IQuislant RGiannoula CAlser MGomez-Luna JGutierrez EPlata OMutlu O(2022)Exploiting Near-Data Processing to Accelerate Time Series Analysis2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)10.1109/ISVLSI54635.2022.00061(279-282)Online publication date: Jul-2022
https://doi.org/10.1109/ISVLSI54635.2022.00061
Bostanci FOlgun AOrosa LYaglikci AKim JHassan HErgin OMutlu O(2022)DR-STRaNGe: End-to-End System Design for DRAM-based True Random Number Generators2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA)10.1109/HPCA53966.2022.00087(1141-1155)Online publication date: Apr-2022
https://doi.org/10.1109/HPCA53966.2022.00087
Gomez-Luna JHajj IFernandez IGiannoula COliveira GMutlu O(2022)Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory SystemIEEE Access10.1109/ACCESS.2022.317410110(52565-52608)Online publication date: 2022
https://doi.org/10.1109/ACCESS.2022.3174101
Mutlu OGhose SGómez-Luna JAusavarungnirun R(2022)A Modern Primer on Processing in MemoryEmerging Computing: From Devices to Systems10.1007/978-981-16-7487-7_7(171-243)Online publication date: 9-Jul-2022
https://doi.org/10.1007/978-981-16-7487-7_7
Garzón EYavits LLanuzza MTeman AWebster J(2022)Emerging Memory Structures for VLSI CircuitsWiley Encyclopedia of Electrical and Electronics Engineering10.1002/047134608X.W8438(1-28)Online publication date: 12-May-2022
https://doi.org/10.1002/047134608X.W8438
Zhang KOu DJiang CQiu YYan L(2021)Power and Performance Evaluation of Memory-Intensive ApplicationsEnergies10.3390/en1414408914:14(4089)Online publication date: 6-Jul-2021
https://doi.org/10.3390/en14144089
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten