Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/2744769.2744770acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

An efficient algorithm for frequency-weighted balanced truncation of VLSI interconnects in descriptor form

Published: 07 June 2015 Publication History

Abstract

Balanced truncation of descriptor systems requires computation of spectral projectors and solution of the generalized projected Lyapunov equations, both of which have significant complexity. Frequency-weighted balancing methods are more efficient if the response over a specific frequency range is desired. However, a direct extension of these methods to descriptor systems requires the spectral projectors. In this paper, we propose an efficient frequency-weighted balanced truncation algorithm without finding the spectral projectors. Samples of the frequency-domain solution to the system are used to get an accurate estimate of the improper Gramians. The proper Gramians are computed after adjusting for the contribution of the improper subsystem. Low rank factors of these Gramians are used to obtain a basis that includes the contribution of both the proper and improper subsystems. Congruence transform is used to ensure passivity of RLC interconnect models. Results for standard benchmarks show that the method is accurate and efficient.

References

[1]
J. R. Phillips and L. M. Silveira, " Poor man's TBR: A simple model reduction scheme IEEE Trans. Computer-Aided Design, vol. 24, no. 1, pp 43--55, Jan. 2005.
[2]
B. Yan, S. Tan, P. Liu, B. McGaughy, "Passive Interconnect Macromodelling via balanced truncation of linear systems in the descriptor form", Proc. Asia South Pacific Design Autom.Conf.(ASPDAC) pp355--360, 2007.
[3]
B. Yan, S. Tan, G. Chen and Y. Cai, "Efficient model reduction of Interconnects via double Gramians approximation", Proc. ASPDAC, pp25--30, 2010.
[4]
R. Marz, " Canonical projectors for linear differential algebraic equations", Computers. Math. Applic., vol. 31, no. 4, pp121--135, Feb. 1995.
[5]
W. Q. Liu and V. Sreeram, "Model reduction of singular systems", Int. J. Syst Sci., vol. 32, pp1205--1215, 2001.
[6]
T. Stykel, "Gramian based model reduction for descriptor systems", Math. Contol Sig. Syst., vol. 16, pp. 297--319, 2004.
[7]
T. Stykel, "Balanced Truncation model reduction for semidiscretized Stokes equation", Linear Algebra Appl., vol. 415, pp262--289, 2006.
[8]
F. Freitas, J. Rommes and N. Martins, "Gramian based reduction method applied to large sparse power system descriptor models", IEEE Trans. Power Syst., vol. 23, no. 3, pp. 1258--1270, Aug. 2008
[9]
M. Heinkenschloss, D. Sorenson and K. Sun, "Balanced truncation model reduction for a class of descriptor systems with application to the Oseen equation", SIAM J. Sci. Comput, vol. 30, no. 2, pp 1038--1063.
[10]
N. Wong, "An efficient passivity test for descriptor systems via canonical projector techniques", Proc. Design Automation Conf., pp957--962, July 2009.
[11]
Z. Zhang and N. Wong, "An efficient projector based passivity test for descriptor systems",IEEE Trans. Computer-Aided Design, vol. 29, no. 8, pp 1202--1210, Aug. 2010.
[12]
Z. Zhang, Q. Wang, N. Wong and L. Daniel, "A moment-matching scheme for the passivity preserving model order reduction of indefinite descriptor systems with possible polynomial parts",Proc. ASPDAC, pp49--54, 2011.
[13]
T. Reis and T. Stykel, "PABTEC: Passivity preserving balanced truncation for electrical circuits", IEEE Trans. Computer-Aided Design, vol. 29, no. 9, pp 1354--1367, Sept. 2010.
[14]
T. Reis and T. Stykel, "Lyapunov balancing for passivity-preserving model reduction of RC circuits", SIAM J. App. Dynamical Syst., vol. 10, no. 1, pp1--34, 2011.
[15]
G. Ali, N. Banagaaya, W. H. A. Schilders and C. Tischendorf, "Index-aware model order reduction for linear index-2 DAEs with constant coefficients", SIAM J. Sci. Comput, vol. 35, no. 3, ppA1487--A1510.
[16]
N. Banagaaya, G. Ali, W. H. A. Schilders and C. Tischendorf, "Implicit index-aware model order reduction for RLC/RC networks", Proc. Int. Conf. Design, Automation and Test in Europe, 2014.
[17]
W. Gawronski and J. N. Juang, "Model reduction in limited time and frequency intervals", Int. J. Syst Sci., vol. 21, pp349--376, 1990.
[18]
Available online at http://www.icm.tubs.de/NICONET/benchmodred.html
[19]
Available online at http://portal.unifreiburg.de/imteksimulation/downloads/benchmark
[20]
P. Benner and V. I. Sokolov, "Partial realization of descriptor systems", Systems Control Lett., vol. 55, no. 11, pp 929--938,2006.
[21]
S. Gugercin, T. Stykel and S. Wyatt, "Model reduction of Descriptor systems by Interpolatory Projection Methods", Preprint, available at http://www.math.uni-augsburg.de, Jan. 2013.

Cited By

View all
  • (2020)Frequency-Limited Reduction of Regular and Singular Circuit Models Via Extended Krylov Subspace MethodIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2020.2994534(1-11)Online publication date: 2020

Index Terms

  1. An efficient algorithm for frequency-weighted balanced truncation of VLSI interconnects in descriptor form

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    DAC '15: Proceedings of the 52nd Annual Design Automation Conference
    June 2015
    1204 pages
    ISBN:9781450335201
    DOI:10.1145/2744769
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 07 June 2015

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. balanced truncation
    2. descriptor systems

    Qualifiers

    • Research-article

    Conference

    DAC '15
    Sponsor:
    DAC '15: The 52nd Annual Design Automation Conference 2015
    June 7 - 11, 2015
    California, San Francisco

    Acceptance Rates

    Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

    Upcoming Conference

    DAC '25
    62nd ACM/IEEE Design Automation Conference
    June 22 - 26, 2025
    San Francisco , CA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)3
    • Downloads (Last 6 weeks)2
    Reflects downloads up to 10 Nov 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2020)Frequency-Limited Reduction of Regular and Singular Circuit Models Via Extended Krylov Subspace MethodIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2020.2994534(1-11)Online publication date: 2020

    View Options

    Get Access

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media