Article

Free access

General AC constraint transformation for analog ICs

Authors:

W. H. KaoAuthors Info & Claims

DAC '98: Proceedings of the 35th annual Design Automation Conference

Pages 38 - 43

https://doi.org/10.1145/277044.277052

Published: 01 May 1998 Publication History

PDF eReader

Abstract

The problem of designing complex analog circuits is attacke dusing a hier archic altop-down, constr aint-driven design methodolo gy. In this methodolo gy, constraints are prop agate dautomatically from high-level specific ationsto physic aldesign through a sequence of gradual transformations. Constraint tr ansformation is a critic al step in the methodolo gy, sinc e it determines in lar ge p art the degree to which specific ations are met. In this pap er we describ e how constr ainttransformations can be efficiently carrie d out using hier ar chic al parameter modeling and constr aine d optimization techniques. The process supp orts c omplexhigh-level sp ecific ation handling and accounts for second-order effects, such as inter connect parasitics and mismatches. The suitability of the appr oachis demonstrate d through an 4^th order active filter test case.

References

[1]

E. Malavasi, E. Charbon, E. Felt, and A. L. Sangiovanni-Vincentelli. Automation of IC layout with analog constraints. IEEE Trans. on Computer Aided Design, CAD-15(8):923-942, August 1996.

Digital Library

Google Scholar

[2]

H. Chang, E. Charbon, U. Choudhury, A. Demir, E. Felt, E. Liu, E. Malavasi, A. Sangiovanni- Vincentelli, and I. Vassiliou. A Top-down, Constraint- Driven Design Methodology for Analog Integrated Circuits. Kluwer Academic Publ., Boston, MA, 1996.

Google Scholar

[3]

C.A. Makris and C. Toumazou. Analog IC Design: Part II. Automated Circuit Correction by Qualitative Reasoning. IEEE Trans. on Computer Aided Design, CAD-14(2):239-254, February 1995.

Digital Library

Google Scholar

[4]

J. de. Kleer. How circuits work. In Qualitative Reasoning About Physical Systems. D. G. Bobrow Ed., Elsevier Science Pub. B.V. (North-Holland), 1985.

Google Scholar

[5]

N.R. Dhanwada and R. Vemuri. Constraint allocation in analog system synthesis. In VLSI '98, Chennai, India, to appear, January 1998.

Digital Library

Google Scholar

[6]

I. Vassiliou, H. Chang, A. Demir, E. Charbon, P. Miliozzi, and A. L. Sangiovanni-Vincentelli. A video driver system designed using a top-down, constraint-driven methodology. In Proc. IEEE International Conference on Computer Aided Design, pages 463-468, November 1996.

Digital Library

Google Scholar

[7]

H. Chang, E. Felt, and A. L. Sangiovanni-Vincentelli. Top-down, constraint-driven design methodology based generation of a second order E-A A/D converter. In Proc. IEEE Custom Integrated Circuit Conference, pages 533-536, May 1995.

Crossref

Google Scholar

[8]

U. Choudhury and A. L. Sangiovanni-Vincentelli. Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits. IEEE Trans. on Computer Aided Design, CAD- 12(2):208-224, February 1993.

Digital Library

Google Scholar

[9]

G. Gad-E1-Karim and R. S. Gyurcsik. Use of performance sensitivities in analog cell layout. In Proc. IEEE International Symposium on Circuits and $ysterns, pages 2008-2011, June 1991.

Google Scholar

[10]

B.G. Arsintescu and R. Otten. Constraints space management for the layout of analog ICs. In Proc. Design Automation ~4 Test in Europe, 1998.

Digital Library

Google Scholar

[11]

E. Charbon, P. Miliozzi, E. Malavasi, and A. L. Sangiovanni-Vincentelli. Generalized constraint generation in the presence of non-deterministic parasitics. In Proc. IEEE International Conference on Computer AidedDesign, pages 187-192, November 1996.

Digital Library

Google Scholar

[12]

J. Silva-Martinez, M. Steyaert, and W. Sansen. High. Performance CMOS Continuous- Time Filters. Kluwer Academic Publ., Boston, MA, 1993.

Crossref

Google Scholar

Cited By

View all

Dekimpe RBol D(2024)Cross-Domain Optimization of Low-Power Mixed-Signal Sensor Systems Under Classification Accuracy ConstraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.337245043:8(2507-2517)Online publication date: Aug-2024
https://doi.org/10.1109/TCAD.2024.3372450
Gonzalez MBol D(2023)Post-Silicon Optimization of a Highly Programmable 64-MHz PLL Achieving 2.7-5.7 μW2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE56975.2023.10137143(1-6)Online publication date: Apr-2023
https://doi.org/10.23919/DATE56975.2023.10137143
Crepaldi MGrosso MSassone AGallinaro SRinaudo SPoncino MMacii EDemarchi D(2014)A Top-Down Constraint-Driven Methodology for Smart System DesignIEEE Circuits and Systems Magazine10.1109/MCAS.2013.229641514:1(37-57)Online publication date: Sep-2015
https://doi.org/10.1109/MCAS.2013.2296415
Show More Cited By

Index Terms

General AC constraint transformation for analog ICs

Recommendations

Comments

Information & Contributors

Information

Published In

DAC '98: Proceedings of the 35th annual Design Automation Conference

May 1998

820 pages

ISBN:0897919645

DOI:10.1145/277044

Chairmen:
Basant R. Chawla
Lucent Technologies, Warren, NJ
,
Randal E. Bryant
Carnegie Mellon Univ., Pittsburgh, PA
,
Jan M. Rabaey
Univ. of California, Berkeley
,
Editor:
M. J. Irwin

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 May 1998

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

DAC98

Sponsor:

EDAC
SIGDA
IEEE-CS

DAC98: The 35th ACM/IEEE-CAS/EDAC Design Automation Conference

June 15 - 19, 1998

California, San Francisco, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

13
Total Citations
View Citations
34
Total Downloads

Downloads (Last 12 months)9
Downloads (Last 6 weeks)3

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Dekimpe RBol D(2024)Cross-Domain Optimization of Low-Power Mixed-Signal Sensor Systems Under Classification Accuracy ConstraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.337245043:8(2507-2517)Online publication date: Aug-2024
https://doi.org/10.1109/TCAD.2024.3372450
Gonzalez MBol D(2023)Post-Silicon Optimization of a Highly Programmable 64-MHz PLL Achieving 2.7-5.7 μW2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE56975.2023.10137143(1-6)Online publication date: Apr-2023
https://doi.org/10.23919/DATE56975.2023.10137143
Crepaldi MGrosso MSassone AGallinaro SRinaudo SPoncino MMacii EDemarchi D(2014)A Top-Down Constraint-Driven Methodology for Smart System DesignIEEE Circuits and Systems Magazine10.1109/MCAS.2013.229641514:1(37-57)Online publication date: Sep-2015
https://doi.org/10.1109/MCAS.2013.2296415
Dam SMandal P(2013)Modeling and design of CMOS analog circuits through hierarchical abstractionIntegration, the VLSI Journal10.1016/j.vlsi.2013.02.00146:4(449-462)Online publication date: 1-Sep-2013
https://dl.acm.org/doi/10.1016/j.vlsi.2013.02.001
Dhanwada NDoboli ANunez-Aldana AVemuri R(2006)Hierarchical constraint transformation based on genetic optimization for analog system synthesisIntegration10.1016/j.vlsi.2005.07.00339:3(267-290)Online publication date: Jun-2006
https://doi.org/10.1016/j.vlsi.2005.07.003
Doboli ANunez-Aldana ADhanwada NGanesan SVemuri R(1999)Behavioral synthesis of analog systems using two-layered design space explorationProceedings of the 36th annual ACM/IEEE Design Automation Conference10.1145/309847.310105(951-957)Online publication date: 1-Jun-1999
https://dl.acm.org/doi/10.1145/309847.310105
Dhanwada NNunez-Aldana AVemuri R(1999)Hierarchical constraint transformation using directed interval search for analog system synthesisProceedings of the conference on Design, automation and test in Europe10.1145/307418.307517(70-es)Online publication date: 1-Jan-1999
https://dl.acm.org/doi/10.1145/307418.307517
Nunez-Aldana ADhanwada NDoboli AGanesan SVemuri R(1999)A methodology for behavioral synthesis of analog systems1999 Southwest Symposium on Mixed-Signal Design (Cat. No.99EX286)10.1109/SSMSD.1999.768611(162-167)Online publication date: 1999
https://doi.org/10.1109/SSMSD.1999.768611
Dhanwada NNunez-Aldana AVemuri R(1999)A genetic approach to simultaneous parameter space exploration and constraint transformation in analog synthesisISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)10.1109/ISCAS.1999.780170(362-365)Online publication date: 1999
https://doi.org/10.1109/ISCAS.1999.780170
Dhanwada NNunez-Aldana AVemuri R(1999)Component characterization and constraint transformation based on directed intervals for analog synthesisProceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013)10.1109/ICVD.1999.745219(589-596)Online publication date: 1999
https://doi.org/10.1109/ICVD.1999.745219
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations