Cited By
View all- Canino NDi Matteo SRossi DSaponara S(2024)HW-SW Interface Design and Implementation for Error Logging and Reporting for RAS ImprovementIEEE Access10.1109/ACCESS.2024.339384412(60081-60094)Online publication date: 2024
- Shah DXue ZPattabiraman KAamodt T(2023)Characterizing and Improving Resilience of Accelerators to Memory Errors in Autonomous RobotsACM Transactions on Cyber-Physical Systems10.1145/36278288:3(1-33)Online publication date: 23-Oct-2023
- Han SJiang Y(2023)RISC-V-Based Evaluation and Strategy Exploration of MRAM Triple-Level Hybrid Cache SystemsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.326810831:7(980-992)Online publication date: 1-Jul-2023
- Show More Cited By