Article

Free access

Trace-driven studies of VLIW video signal processors

Authors:

Zhao Wu,

Wayne WolfAuthors Info & Claims

SPAA '98: Proceedings of the tenth annual ACM symposium on Parallel algorithms and architectures

Pages 289 - 297

https://doi.org/10.1145/277651.277695

Published: 01 June 1998 Publication History

PDF eReader

References

[1]

T. Conte, et al., "Instruction fetch mechanisms for VLIW architectures with compressed encodings", IEEE Proc. 29th Intl. Syrup. on Microarchitecture, pp. 201-211, Dec. 1996.

Digital Library

Google Scholar

[2]

S. Dutta, "VLSI issues and architectural tradeoffs in advanced video signal processors", Ph.D. Thesis, Princeton Univ., Nov. 1996.

Google Scholar

[3]

S. Dutta, A. Wolfe, and W. Wolf, "Design issue for a verylong-instruction-word VLSI video signal processor", VLSI Signal Processing IX, pp. 95-104, Oct. 1996.

Crossref

Google Scholar

[4]

J. Fisher, "Trace scheduling: a technique for global microcode compaction", IEEE Trans. on Computers, C- 30(7), pp. 478-490, July 1981.

Digital Library

Google Scholar

[5]

H. Fujiwara, et al., "An all-ASIC implementation of a low bit-rate video codec", IEEE Trans. on Circuits and Systems for Video Tech., 2(2), pp. 907-914, June 1992.

Digital Library

Google Scholar

[6]

L. Gwennap, "Digital 21264 sets new standard", Microprocessor Report, 10(14), Oct. 1996.

Google Scholar

[7]

L. Gwennap, "Intel's MMX speeds multimedia", Microprocessor Report, 10(3), Mar. 1996.

Google Scholar

[8]

L. Gwennap, "UltraSparc adds multimedia instructions", Microprocessor Report, 8(16), pp. 16-18, Dec. 1994.

Google Scholar

[9]

C. Hansen, "Architecture of a broadband mediaprocessor", IEEE Proc. COMPCON, Feb. 1996.

Digital Library

Google Scholar

[10]

T. Komarek and P. Pirsch, "Array architectures for blockmatching algorithms", IEEE Trans. on Circuits and Systems, 36(i0), pp. 1301-1308, Oct. 1989.

Crossref

Google Scholar

[11]

R. Lee, "Subword parallelism with MAX2", IEEE Micro, 16(4), pp. 51-59, Aug. 1996.

Digital Library

Google Scholar

[12]

H. Lekatsas and W. Wolf, "Code compression for embedded systems", to appear in Proc. 35th Design Automation Conference, June 1998.

Digital Library

Google Scholar

[13]

S. Purcell, "Mpact2 media processor, balanced 2X performance", SPIE Proc. Multimedia Hardware Architectures, pp. 102-108, Feb. 1997.

Google Scholar

[14]

A. Wolfe, J. Fritts, S. Dutta, and E. Fernandes, "Datapath design for a VLIW video signal processor", Proc. 3ra intl. Sym. on High-Performance Computer Architecture, pp. 24- 35, Feb. 1997.

Digital Library

Google Scholar

[15]

A. Wolfe, W. Wolf, S. Dutta, and J. Fritts, "Design methodology for programmable video signal processors", SPIE Proc. Multimedia Hardware Architectures, pp. 26-31, Feb. 1997.

Google Scholar

[16]

Z. Wu and W. Wolf, "Parallelism analysis of memory system in single-chip VLIW video signal processors", SPIE Proc. Multimedia Hardware Architectures, Jan. 1998.

Crossref

Google Scholar

[17]

M. Yamashina, et al., "A microprogrammble real-time video signal processor (VSP) for motion compensation", tEEE Journal of Solid-State Circuits, 23(4), pp. 907-914, Aug. I988.

Google Scholar

[18]

MIPS Technology, Inc., "MIPS R10000 microprocessor user's manual - version 2.0", pp. 1-28, Sept. 1996.

Google Scholar

[19]

http://www.c-cube.conV

Google Scholar

[20]

http://www.microunity.com/

Google Scholar

[21]

htto://www, mpact.com/

Google Scholar

[22]

http://W.WW, mpeg.ore_Jindex.html/MS SG/#source

Google Scholar

[23]

http://www.ti.com/sc/docs/dsos/oroducts/c8x/index.htm

Google Scholar

[24]

http://www.trimedia.philips.com/

Google Scholar

Cited By

View all

Wolf W(2000)Alternative architectures for video signal processingProceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era10.1109/IWV.2000.844521(5-8)Online publication date: 2000
https://doi.org/10.1109/IWV.2000.844521
Fritts JWu ZWolf W(1999)Parallel media processors for the billion-transistor eraProceedings of the 1999 International Conference on Parallel Processing10.1109/ICPP.1999.797422(354-362)Online publication date: 1999
https://doi.org/10.1109/ICPP.1999.797422
Wu ZWolf W(1998)Data-path synthesis of VLIW video signal processorsProceedings of the 11th international symposium on System synthesis10.5555/293016.293036(96-101)Online publication date: 2-Dec-1998
https://dl.acm.org/doi/10.5555/293016.293036
Show More Cited By

Index Terms

Trace-driven studies of VLIW video signal processors
1. Software and its engineering
  1. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Process management

Recommendations

Design Study of Shared Memory in VLIW Video Signal Processors
PACT '98: Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques

Programmable Video Signal Processors (VSPs) play an important role in multimedia applications due to their high performance and flexibility. In order to exploit the huge amount of parallelism inherent in the applications, VSPs employ aggressive parallel ...
Dynamically Scheduling VLIW Instructions

Very long instruction word (VLIW) machines potentially provide the most direct way to exploit instruction-level parallelism; however, they cannot be used to emulate current general-purpose instruction set architectures. In addition, programs scheduled ...
A Multi-Shared Register File Structure for VLIW Processors

The available instruction level parallelism allowed by current register file organizations is not always fully exploited by media processors when running a multimedia application. This paper introduces a novel register file organization, called multi-...

Comments

Information & Contributors

Information

Published In

SPAA '98: Proceedings of the tenth annual ACM symposium on Parallel algorithms and architectures

June 1998

312 pages

ISBN:0897919890

DOI:10.1145/277651

Chairmen:
Gary Miller
Carnegie Mellon Univ., Pittsburgh, PA
,
Phillip B. Gibbons
Bell Labs

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1998

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

SPAA/PODC98

Sponsor:

SPAA/PODC98: 10th Annual ACM Symposium on Parallel Algorithms and Architectures/Symposium on Principles of Distributed Computing

June 28 - July 2, 1998

Puerto Vallarta, Mexico

Acceptance Rates

SPAA '98 Paper Acceptance Rate 30 of 84 submissions, 36%;

Overall Acceptance Rate 447 of 1,461 submissions, 31%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
152
Total Downloads

Downloads (Last 12 months)27
Downloads (Last 6 weeks)5

Reflects downloads up to 01 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Wolf W(2000)Alternative architectures for video signal processingProceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era10.1109/IWV.2000.844521(5-8)Online publication date: 2000
https://doi.org/10.1109/IWV.2000.844521
Fritts JWu ZWolf W(1999)Parallel media processors for the billion-transistor eraProceedings of the 1999 International Conference on Parallel Processing10.1109/ICPP.1999.797422(354-362)Online publication date: 1999
https://doi.org/10.1109/ICPP.1999.797422
Wu ZWolf W(1998)Data-path synthesis of VLIW video signal processorsProceedings of the 11th international symposium on System synthesis10.5555/293016.293036(96-101)Online publication date: 2-Dec-1998
https://dl.acm.org/doi/10.5555/293016.293036
Wu ZWolf W(1998)Design study of shared memory in VLIW video signal processorsProceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192)10.1109/PACT.1998.727148(52-59)Online publication date: 1998
https://doi.org/10.1109/PACT.1998.727148
Zhao Wu Wolf W(1998)Data-path synthesis of VLIW video signal processorsProceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210)10.1109/ISSS.1998.730607(96-101)Online publication date: 1998
https://doi.org/10.1109/ISSS.1998.730607

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Design Study of Shared Memory in VLIW Video Signal Processors

Dynamically Scheduling VLIW Instructions

A Multi-Shared Register File Structure for VLIW Processors