research-article

Improving the Statistical Variability of Delay-based Physical Unclonable Functions

Authors:

Jefferson Capovilla,

Guido AraujoAuthors Info & Claims

SBCCI '15: Proceedings of the 28th Symposium on Integrated Circuits and Systems Design

Article No.: 41, Pages 1 - 7

https://doi.org/10.1145/2800986.2801010

Published: 31 August 2015 Publication History

Abstract

Physical Unclonable Functions (PUFs) are circuits which exploit the statistical variability of the fabrication process to create a unique device identity. PUFs have been used in the design of cryptographic primitives for applications like device authentication, key generation and intellectual property protection. Due to its small cost and design simplicity, delay-based Arbiter PUFs (APUFs) have been considered a cryptographic engine candidate for the integration into low-cost IoT devices (e.g. RFID tags). Although APUFs have been extensively studied in the literature, not much work has been done in understanding how to improve its response variability using VLSI design techniques. This paper uses extensive AMS 350nm SPICE-based Monte-Carlo simulation to analyze how the proper selection of arbiter element and gate sizing can affect the delay variability of APUFs. Experimental results show that the combination of the appropriate arbiter and gate sizing configuration can considerably improve the Hamming Weight distribution of the APUF response, thus resulting in more reliable and less biased designs.

References

[1]

L. Bolotnyy and G. Robins. Physically Unclonable Function-Based Security and Privacy in RFID Systems. PERCOM '07, 2007.

Digital Library

[2]

D. S. Boning and S. Nassif. Models of Process Variations in Device and Interconnect. In Design of High Performance Microprocessor Circuits, chapter 6. IEEE Press, 1999.

[3]

S. Boyd, S.-J. Kim, D. Patil, and M. Horowitz. A Heuristic Method for Statistical Digital Circuit Sizing. SPIE 2006, 2006.

[4]

B. Gassend. Physical Random Functions. Master's thesis, Massachusetts Institute of Technology, Jan. 2003.

[5]

B. Gassend, D. Clarke, M. van Dijk, and S. Devadas. Silicon Physical Random Functions. In ACM CCS, 2002.

Digital Library

[6]

R. Helinski, D. Acharyya, and J. Plusquellic. A Physical Unclonable Function Defined Using Power Distribution System Equivalent Resistance Variations. DAC '09, New York, NY, USA, 2009. ACM.

Digital Library

[7]

S. Katzenbeisser, Ü. Kocabaş, V. Rožić, A.-R. Sadeghi, I. Verbauwhede, and C. Wachsmann. PUFs: Myth, Fact or Busted? A Security Evaluation of Physically Unclonable Functions (PUFs) Cast in Silicon. CHES 2012. 2012.

Digital Library

[8]

J. W. Lee, D. Lim, B. Gassend, G. E. Suh, M. van Dijk, and S. Devadas. A Technique to Build a Secret Key in Integrated Circuits for Identification and Authentication Application. In Proceedings of the Symposium on VLSI Circuits, 2004.

[9]

D. Lim, J. Lee, B. Gassend, G. Suh, M. van Dijk, and S. Devadas. Extracting secret keys from integrated circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005.

Digital Library

[10]

L. Lin, D. Holcomb, D. K. Krishnappa, P. Shabadi, and W. Burleson. Design Optimization and Security Validation of Sub-Threshold PUFs. In SECSI-2010, 2010.

[11]

R. Maes and I. Verbauwhede. Physically Unclonable Functions: A Study on the State of the Art and Future Research Directions. In Towards Hardware-Intrinsic Security. 2010.

[12]

M. Majzoobi, F. Koushanfar, and M. Potkonjak. Testing Techniques for Hardware Security. In Test Conference, 2008. ITC 2008. IEEE International, 2008.

[13]

M. Majzoobi, F. Koushanfar, and M. Potkonjak. Techniques for Design and Implementation of Secure Reconfigurable PUFs. ACM Trans. Reconfigurable Technol. Syst., 2(1), 2009.

Digital Library

[14]

E. Ozturk, G. Hammouri, and B. Sunar. Physical unclonable function with tristate buffers. ISCAS 2008.

[15]

R. S. Pappu, B. Recht, J. Taylor, and N. Gershenfeld. Physical One-Way Functions. Science, 297, 2002.

[16]

K. Patel. Intrinsic and Systematic Variability in Nanometer CMOS Technologies. PhD thesis, University of California, 2010.

[17]

G. E. Suh and S. Devadas. Physical Unclonable Functions for Device Authentication and Secret Key Generation. DAC '07. ACM, 2007.

Digital Library

[18]

D. Suzuki and K. Shimizu. The Glitch PUF: A New Delay-PUF Architecture Exploiting Glitch Shapes. CHES 2010. 2011.

Digital Library

[19]

S. Tajik, E. Dietz, S. Frohmann, J. Seifert, D. Nedospasov, C. Helfmeier, C. Boit, and H. Dittrich. Physical Characterization of Arbiter PUFs. CHES 2014, 2014.

Digital Library

[20]

P. Tuyls, G.-J. Schrijen, B. &Scirc;korić, J. van Geloven, N. Verhaegh, and R. Wolters. Read-Proof Hardware from Protective Coatings. CHES'06, Berlin, Heidelberg, 2006. Springer-Verlag.

Digital Library

[21]

N. Weste and D. Harris. CMOS VLSI Design: A Circuits and Systems Perspective. ADDISON WESLEY, 2011.

Digital Library

[22]

M.-D. M. Yu, D. M'Raihi, R. Sowell, and S. Devadas. Lightweight and Secure PUF Key Storage Using Limits of Machine Learning. CHES'11, 2011.

Digital Library

Cited By

Yao LLiang HHuang ZJiang CYi MLu Y(2021)A Lightweight Configurable XOR RO-PUF Design Based on Xilinx FPGA2021 IEEE 4th International Conference on Electronics Technology (ICET)10.1109/ICET51757.2021.9451016(83-88)Online publication date: 7-May-2021
https://doi.org/10.1109/ICET51757.2021.9451016
El-Hajj MFadlallah AChamoun MSerhrouchni A(2021)A taxonomy of PUF Schemes with a novel Arbiter-based PUF resisting machine learning attacksComputer Networks10.1016/j.comnet.2021.108133194(108133)Online publication date: Jul-2021
https://doi.org/10.1016/j.comnet.2021.108133
Wang KCao YChang CJi X(2019)High-Speed True Random Number Generator Based on Differential Current Starved Ring Oscillators with Improved Thermal Stability2019 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2019.8702785(1-5)Online publication date: May-2019
https://doi.org/10.1109/ISCAS.2019.8702785
Show More Cited By

Index Terms

Improving the Statistical Variability of Delay-based Physical Unclonable Functions

Recommendations

Mapping Statistical Process Variations Toward Circuit Performance Variability: An Analytical Modeling Approach

An analytical gate delay model is developed by integrating short-channel effects and the Alpha-power law-based timing model. As verified with an industrial 90-nm technology, this analytical approach accurately predicts both nominal delay and delay ...
Reliable Physical Unclonable Functions Using Data Retention Voltage of SRAM Cells
Physical unclonable functions (PUFs) are circuits that produce outputs determined by random physical variations from fabrication. The PUF studied in this paper utilizes the variation sensitivity of static random access memory (SRAM) data retention voltage ...
Leakage reduction, delay compensation using partition-based tunable body-biasing techniques

In recent years, fabrication technology of CMOS has scaled to nanometer dimensions. As scaling progresses, several new challenges follow. Among them, the most noticeable two are process variations and leakage current of the circuit. To tackle the ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

SBCCI '15: Proceedings of the 28th Symposium on Integrated Circuits and Systems Design

August 2015

279 pages

ISBN:9781450337632

DOI:10.1145/2800986

General Chair:
Robson Nunes de Lima
UFBA, Brazil
,
Program Chairs:
Ana Isabela Araújo Cunha
UFBA, Brazil
,
Calvin Plett
Carleton University, Canada
,
Publications Chair:
Wagner Luiz Alves de Oliveira
UFBA, Brazil

Copyright © 2015 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SBC: Brazilian Computer Society
SIGDA: ACM Special Interest Group on Design Automation
SBMICRO: Brazilian Microelectronics Society

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 31 August 2015

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

SBCCI '15

Sponsor:

SBC
SIGDA
SBMICRO

SBCCI '15: 28th Symposium on Integrated Circuits and Systems Design

August 31 - September 4, 2015

Salvador, Brazil

Acceptance Rates

SBCCI '15 Paper Acceptance Rate 43 of 98 submissions, 44%;

Overall Acceptance Rate 133 of 347 submissions, 38%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
100
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)0

Reflects downloads up to 02 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

Yao LLiang HHuang ZJiang CYi MLu Y(2021)A Lightweight Configurable XOR RO-PUF Design Based on Xilinx FPGA2021 IEEE 4th International Conference on Electronics Technology (ICET)10.1109/ICET51757.2021.9451016(83-88)Online publication date: 7-May-2021
https://doi.org/10.1109/ICET51757.2021.9451016
El-Hajj MFadlallah AChamoun MSerhrouchni A(2021)A taxonomy of PUF Schemes with a novel Arbiter-based PUF resisting machine learning attacksComputer Networks10.1016/j.comnet.2021.108133194(108133)Online publication date: Jul-2021
https://doi.org/10.1016/j.comnet.2021.108133
Wang KCao YChang CJi X(2019)High-Speed True Random Number Generator Based on Differential Current Starved Ring Oscillators with Improved Thermal Stability2019 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2019.8702785(1-5)Online publication date: May-2019
https://doi.org/10.1109/ISCAS.2019.8702785
Wang YWang CGu CCui YOaNeill MLiu W(2019)Theoretical Analysis of Delay-Based PUFs and Design Strategies for Improvement2019 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2019.8702722(1-5)Online publication date: May-2019
https://doi.org/10.1109/ISCAS.2019.8702722
Wang JLi ZYao LChen SWu F(2019)Low-Resource Hardware Architecture for Semi-Global Stereo Matching2019 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2019.8702234(1-4)Online publication date: May-2019
https://doi.org/10.1109/ISCAS.2019.8702234
Wang WCui AQu GLi HShin Y(2018)A low-overhead PUF based on parallel scan designProceedings of the 23rd Asia and South Pacific Design Automation Conference10.5555/3201607.3201770(715-720)Online publication date: 22-Jan-2018
https://dl.acm.org/doi/10.5555/3201607.3201770
Wang WCui AQu GLi H(2018)A low-overhead PUF based on parallel scan design2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASPDAC.2018.8297406(715-720)Online publication date: Jan-2018
https://doi.org/10.1109/ASPDAC.2018.8297406
Wang JLiu SXiong XLiang C(2017)Security enhancement of arbiter-based physical unclonable function on FPGAWuhan University Journal of Natural Sciences10.1007/s11859-017-1225-622:2(127-133)Online publication date: 11-Mar-2017
https://doi.org/10.1007/s11859-017-1225-6
Loong JNor Hashim NHamid F(2016)Memristor-based arbiter Physically Unclonable Function (APUF) with multiple response bits2016 IEEE Student Conference on Research and Development (SCOReD)10.1109/SCORED.2016.7810033(1-5)Online publication date: Dec-2016
https://doi.org/10.1109/SCORED.2016.7810033
Surita RCortes MAranha DAraujo G(2016)Cylindrical Reconvergence Physical Unclonable Function2016 Euromicro Conference on Digital System Design (DSD)10.1109/DSD.2016.100(446-453)Online publication date: Aug-2016
https://doi.org/10.1109/DSD.2016.100

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents