Article

Free access

The DASH prototype: implementation and performance

Authors:

John HennessyAuthors Info & Claims

ISCA '98: 25 years of the international symposia on Computer architecture (selected papers)

Pages 418 - 429

https://doi.org/10.1145/285930.286001

Published: 01 August 1998 Publication History

PDF eReader

References

[1]

Agarwal, A., B.-H. Lira, D. Kranz, and J. Kubiamwicz. LimitLESS Directories: A Scalable Cache Coherence Scheme. In Pro(:. Fourth Int. Conf. on Architectural Support Programming Languages and Operating Systems. pp. 224- 234, 1991.

Digital Library

Google Scholar

[2]

Agarwal, A., R. Simoni, J. Hennessy, and M. Horowitz. An Evaluation of Directory Schemes for Cache Coherence. In Proc. 15th Int. Syrup. on Computer Architecture. pp. 280- 289, 1988.

Digital Library

Google Scholar

[3]

Baskett, F., T. jermoluk, and D. Solomon. The 4D-MP Graphics Superworkstation: Computing + Graphics = 40 MIPS + 40 MFLOPS and 100,000 Lighted Polygons per Second. In Proc. Compcon Spring 88. pp. 468-471, 1988.

Google Scholar

[4]

Censier, L. and P. Feautrier, A New Solution to Coherence Problems in Multicache Systems. IEEE Trans. on Computers, C(27): 1112-1118, 1978.

Digital Library

Google Scholar

[5]

Flaig, C.M., VLSI Mesh Routing Systems. Technical Report 5241:TR:87, California Institute of Technology, May 1987.

Digital Library

Google Scholar

[6]

Gupta, A., W.-D. Weber, and T. Mowry. Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes. In Proc. 1990 Int. Conf. on Parallel Processing. pp. I:312-321, 1990.

Google Scholar

[7]

Lenoski, D., 1. Laudon, K. Gharachorloo, A. Gupm, and J. Hennessy. The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor. In Proc. 17th Int. Syrup. on Computer Architecture. pp. 148-159, 1990.

Digital Library

Google Scholar

[8]

Lenoski, D., J. Laudon, K. Gharachorloo, W.-D. Weber, A. Gupta, J. Hennessy, M. Horowitz., and M. Lain, The Stanford DASH Multiprocessor. Computer, 250), 1992.

Digital Library

Google Scholar

[9]

Lenoski, D.E., The Design and Analysis of DASH : A Scalable Directory-Based Multiprocessor. Ph.D. Thesis. Stanford University. 1991. Also available as Stanford University Technical Report CSL-TR-92-507

Digital Library

Google Scholar

[10]

Lusk, E., R. Overbeek, J. Boyle, R. Butler, T. Disz, B. Glickfeld, L Patterson, and R. Stevens, Portable Programs for Parallel Processors. Holt, Rinehard and Winston, Inc.1987.

Digital Library

Google Scholar

[11]

O'Krafka. B.W. and A.R. Newton. An Empirical Evaluation of Two Memory-Efficient Directory Methods. In Proc. 17th Int. Syrup. on Computer Architecture. pp. 138-147, 1990.

Digital Library

Google Scholar

[12]

Papamarcos, M.S. and J.H. Patel. A Low Overhead Coherence Solution for Multiprocessors with Private Cache Memories. In Proc. I I th Int. Syrup. on Computer Architecture. pp. 348-354, 1984.

Digital Library

Google Scholar

[13]

Singh, J.P.,C. Holt, T.Totsuka, A.Gupta, andJ.L. Hennessy, Load Balancing and Data l.,ocality in Parallel N-body Techniques. Technical Report CSL-TR-92-505, Stanford University, 199 I.

Google Scholar

[14]

Singh, J.P., W.-D. Weber, and A. Gupta, SPLASH: Stanford Parallel Applications for Shared Memory. Technical Report CSL-TR-91-469, Stanford University, 1991.

Digital Library

Google Scholar

[15]

Xilinx. The Programmable Gate Array Data Book. 1991.

Google Scholar

Cited By

View all

Alvaro PAdiletta MCheng DCockroft AHady FIllikkal RRamos ESoulé R(2024)NotNets: Accelerating Microservices by Bypassing the NetworkProceedings of the 15th ACM SIGOPS Asia-Pacific Workshop on Systems10.1145/3678015.3680494(67-73)Online publication date: 4-Sep-2024
https://dl.acm.org/doi/10.1145/3678015.3680494
Ladan-Mozes ELeiserson CMeyer auf der Heide FShavit N(2008)A consistency architecture for hierarchical shared cachesProceedings of the twentieth annual symposium on Parallelism in algorithms and architectures10.1145/1378533.1378536(11-22)Online publication date: 1-Jun-2008
https://dl.acm.org/doi/10.1145/1378533.1378536

Index Terms

The DASH prototype: implementation and performance

Recommendations

DASH in Twitch: Adaptive Bitrate Streaming in Live Game Streaming Platforms
VideoNext '14: Proceedings of the 2014 Workshop on Design, Quality and Deployment of Adaptive Video Streaming

Live game streaming platforms such as Twitch allow gamers to broadcast their gameplay over the Internet. The popularity of these platforms boosts the market of eSport but poses new delivery problems. In this paper, we focus on the implementation of ...
The DASH prototype: implementation and performance
Special Issue: Proceedings of the 19th annual international symposium on Computer architecture (ISCA '92)

The fundamental premise behind the DASH project is that it is feasible to build large-scale shared-memory multiprocessors with hardware cache coherence. While paper studies and software simulators are useful for understanding many high-level design ...
DaSH

Three important properties of DaSH are breadth, depth and portability.The main strength of dataflow is the ability to eliminate unnecessary barriers.Dataflow and shared memory implementations have comparable code complexity.Dataflow implementations can ...

Comments

Information & Contributors

Information

Published In

ISCA '98: 25 years of the international symposia on Computer architecture (selected papers)

August 1998

546 pages

ISBN:1581130589

DOI:10.1145/285930

Editor:
Gurindar S. Sohi
Univ. of Wisconsin-Madison, Madison

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 August 1998

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ISCA98

Sponsor:

SIGARCH
IEEE-CS\TCCA

ISCA98: International Symposium on Computer Architecture

June 27 - July 2, 1998

Barcelona, Spain

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
515
Total Downloads

Downloads (Last 12 months)36
Downloads (Last 6 weeks)5

Reflects downloads up to 10 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Alvaro PAdiletta MCheng DCockroft AHady FIllikkal RRamos ESoulé R(2024)NotNets: Accelerating Microservices by Bypassing the NetworkProceedings of the 15th ACM SIGOPS Asia-Pacific Workshop on Systems10.1145/3678015.3680494(67-73)Online publication date: 4-Sep-2024
https://dl.acm.org/doi/10.1145/3678015.3680494
Ladan-Mozes ELeiserson CMeyer auf der Heide FShavit N(2008)A consistency architecture for hierarchical shared cachesProceedings of the twentieth annual symposium on Parallelism in algorithms and architectures10.1145/1378533.1378536(11-22)Online publication date: 1-Jun-2008
https://dl.acm.org/doi/10.1145/1378533.1378536

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

DASH in Twitch: Adaptive Bitrate Streaming in Live Game Streaming Platforms