Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/288548.288555acmconferencesArticle/Chapter ViewAbstractPublication PagesiccadConference Proceedingsconference-collections
Article
Free access

h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response

Published: 01 November 1998 Publication History
First page of PDF

References

[1]
W. C. Elmore, "The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers", J. Applied Physics, vol. 19, no. 1, Jan. 1948.
[2]
P. Feldman and R. W. Freund, "Efficient Linear Circuit Analysis by Padg Approximation Via the Lanczos Process", IEEE Tran. Computer-Aided Design, vol. 14, no. 5, May 1995.
[3]
JR. Gupta, B. Tutuianu and L. Pileggi, "The Elmore Delay as a Bound for RC Trees Generalized input Signals", IEEE Trans. Computer-Aided Design, vol. 16, no. 1, January 1997.
[4]
A. B. Kahng, K. Masuko and S. Muddu, "Analytical Delay Models for VLSI Interconnects Under Ramp Input", IEEE/ ACM Inter. Conf. Computer-Aided Design, 1996.
[5]
JR. Kay and L. Pileggi, "PRIMO: Probability Interpretation of Moments for Delay Calculation", Proc. ACM/IEEE Design Automation Conf., jun 1998.
[6]
M. G. Kendall and A. Stuart, "The Advanced Theory of Statistics, vol. 1: Distribution Theory", New York: Hafner, 1969.
[7]
K. J. Kems, I. L. Wemple, A. T. Yang, "Stable and Efficient Reduction of Substrate Model Network using Congruence Transformation", ICCAD, Nov. 1995.
[8]
A. Odabasioglu, M, Celik and L. Pileggi, "PRIMA: Passive Reduced-order Interconnect Macromodeling Algorithm, IEEE/ACM Inter. Conf. Computer-Aided Design, 1997.
[9]
P. Penfield and J. Rubinstein. Signal Delay in RC Tree Networks. Proc. of the Design Automation Conference, 1981.
[10]
L. Pileggi, "Tmaing Metrics for Physical Design of Deep Submicron Technologies," Int'l Symposium on Physical Design, April 1998.
[11]
L. T. Pillage and R. A. Rohrer, "Asymptotic Waveform Evaluation for T'maing Analysis", Tran. on CAD, Apr. 1990.
[12]
C. Ratzlaff and L. T. Pillage, "RICE: Rapid Interconnect Circuit Evaluator using Asymptotic Waveform Evaluation", IEEE Trans. Computer-Aided Design, Jun 1994.
[13]
J. Rubenstein, P. Penfield and M. A. Horowitz, "Signal Delay in RC Tree Netnvorks", Trans. on CAD, July 1983.
[14]
A. E. Ruehli, "Circuit Analysis, simulation and Design", North-Holland, 1987.
[15]
L. M. Silveria, M. Kamon and J. White, "Efficient Reduced- Order Modeling of Frequency-Dependent Coupling Induetance Associated with 3-D Interconnect Structure", Proe. ACM/IEEE Design Automation Conf., Jun 1995.
[16]
B. Tutuianu, F. Dartu and L. Pileggi, "An Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response", Proc. ACM/IEEE Design Automation Conf., 1996.

Cited By

View all
  • (2012)Moment based delay modelling for on-chip RC global VLSI interconnect for unit ramp input2012 Ninth International Conference on Computer Science and Software Engineering (JCSSE)10.1109/JCSSE.2012.6261945(164-167)Online publication date: May-2012
  • (2011)A Predictive and Accurate Interconnect Density FunctionIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2010.205394619:9(1704-1717)Online publication date: 1-Sep-2011
  • (2011)Fast waveform estimation (FWE) for timing analysisIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2010.204180119:5(846-856)Online publication date: 1-May-2011
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ICCAD '98: Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
November 1998
704 pages
ISBN:1581130082
DOI:10.1145/288548
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 November 1998

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

ICCAD '98
Sponsor:
  • IEEE-EDS
  • SIGDA
  • IEEE-CAS
  • IEEE-CS
ICCAD '98: International Conference on Computer-Aided Design - 1998
November 8 - 12, 1998
California, San Jose, USA

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)86
  • Downloads (Last 6 weeks)16
Reflects downloads up to 10 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2012)Moment based delay modelling for on-chip RC global VLSI interconnect for unit ramp input2012 Ninth International Conference on Computer Science and Software Engineering (JCSSE)10.1109/JCSSE.2012.6261945(164-167)Online publication date: May-2012
  • (2011)A Predictive and Accurate Interconnect Density FunctionIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2010.205394619:9(1704-1717)Online publication date: 1-Sep-2011
  • (2011)Fast waveform estimation (FWE) for timing analysisIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2010.204180119:5(846-856)Online publication date: 1-May-2011
  • (2011)A Novel Moment Based Framework for Accurate and Efficient Static Timing AnalysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2011.212111030:8(1258-1262)Online publication date: 1-Aug-2011
  • (2011)VLSI interconnect delay analysis method for ramp input signal2011 9th IEEE International Conference on ASIC10.1109/ASICON.2011.6157187(324-328)Online publication date: Oct-2011
  • (2010)Interconnect delay and slew metrics using the beta distributionProceedings of the Conference on Design, Automation and Test in Europe10.5555/1870926.1871245(1329-1332)Online publication date: 8-Mar-2010
  • (2010)Beta Distribution Based Slew Evaluation Approach for On-Chip RC Interconnects by Using Moment Matching TechniqueProceedings of the 2010 International Conference on Recent Trends in Information, Telecommunication and Computing10.1109/ITC.2010.12(18-22)Online publication date: 12-Mar-2010
  • (2010)An Explicit Approach for Delay Evaluation for On-Chip RC Interconnects Using Beta Distribution Function by Moment Matching TechniqueProceedings of the 2010 International Conference on Recent Trends in Information, Telecommunication and Computing10.1109/ITC.2010.11(5-8)Online publication date: 12-Mar-2010
  • (2010)Interconnect delay and slew metrics using the extreme value distribution2010 11th International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED.2010.5450483(818-823)Online publication date: Mar-2010
  • (2010)Closed form modelling for delay and slew metrics for on-chip VLSI RC interconnect for ramp inputs using F-distribution2010 IEEE Symposium on Industrial Electronics and Applications (ISIEA)10.1109/ISIEA.2010.5679407(526-531)Online publication date: Oct-2010
  • Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media