Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/2896921.2896924acmconferencesArticle/Chapter ViewAbstractPublication PagesicseConference Proceedingsconference-collections
research-article

Automated test generation for synchronous controllers

Published: 14 May 2016 Publication History

Abstract

This paper addresses the problem of automating the production of test sequences for a particular class of Programmable Logic Controllers (em4) produced by InnoVista Sensors. The latter are synchronous systems and are programmed by means of an ad hoc integrated development environment (IDE). People using and programming such controllers are not necessarily experienced programmers, so the development of software applications must be simple and intuitive. This should also be the case for testing. Until now, the design of test input sequences is informal and testing is interactively performed by programmers using a simulator included in the IDE. Based on previous investigations on testing of synchronous programs, we propose a method to automatically generate test inputs sequences for synchronous controllers. In a previous paper we presented a new test specification language, called SPTL (Synchronous Programs Testing Language) that makes possible to simply express test scenarios. In this paper, we present a prototype tool that we designed and developed, named "Testium", that translates a SPTL program into a set of constraints exploited by a Prolog solver to randomly choose test inputs.

References

[1]
A. Benveniste and G. Berry. Readings in hardware/software co-design. chapter The Synchronous Approach to Reactive and Real-time Systems, pages 147--159. Kluwer Academic Publishers, Norwell, MA, USA, 2002.
[2]
P. Caspi, D. Pilaud, N. Halbwachs, and J. A. Plaice. Lustre: A declarative language for real-time programming. In Proceedings of the 14th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages, POPL '87, pages 178--188, New York, NY, USA, 1987. ACM.
[3]
D. Harel and A. Pnueli. Logics and models of concurrent systems. chapter On the Development of Reactive Systems, pages 477--498. Springer-Verlag New York, Inc., New York, NY, USA, 1985.
[4]
J. Jaffar, M. J. Maher, K. Marriott, and P. J. Stuckey. The Semantics of Constraint Logic Programs. Logic Programming, 37(1-3):1--46, 1998.
[5]
Erwan Jahier, Pascal Raymond, and Philippe Baufreton. Case studies with Lurette V2,. International Journal on Software Tools for Technology Transfer, 8(6):517--530, 2006.
[6]
Anil K. Jain, Lin Hong, Sharath PankantiErwan Jahier, and Pascal Raymond. The lucky language reference manual. Technical report, Unité Mixte de Recherche, 5104 CNRS - INPG - UJF, 2004.
[7]
Bruno Marre and Benjamin Blanc. Test selection strategies for Lustre descriptions in GATeL. Electr. Notes Theor. Comput. Sci., 111:93--111, 2005.
[8]
C. Meudec. ATGen: automatic test data generation using constraint logic programming and symbolic execution. Software Testing Verification and Reliability, 11(2):81--96, 2001.
[9]
Mouna Tka Mnad, Christophe Deleuze, and Ioannis Parissis. Synchronous programs testing language (SPTL). In Computational Science and Its Applications - ICCSA 2014 - 14th International Conference, Guimarães, Portugal, June 30 - July 3, 2014, Proceedings, Part I, pages 683--695, 2014.
[10]
Virginia Papailiopoulou, Besnik Seljimi, and Ioannis Parissis. Revisiting the Steam-Boiler Case Study with LUTESS: Modeling for Automatic Test Generation. In Proceedings of the 12th European Workshop on Dependable Computing, EWDC 2009, page 8 pages, Toulouse, France, May 2009. Heléne WAESELYNCK.
[11]
Pascal Raymond, Yvan Roux, and Erwan Jahier. Specifying and Executing Reactive Scenarios With Lutin. Electr. Notes Theor. Comput. Sci., 203(4):19--34, 2008.
[12]
Besnik Seljimi and Ioannis Parissis. Using clp to automatically generate test sequences for synchronous programs with numeric inputs and outputs. In Proceedings of the 17th International Symposium on Software Reliability Engineering, ISSRE '06, pages 105--116, Washington, DC, USA, 2006. IEEE Computer Society.
[13]
V. Senni and F. Fioravanti. Generation of test data structures using Constraint Logic Programming. In 6th International Conference on Tests and Proofs (TAP 2012), volume 7305 of Lecture Notes in Computer Science, 2012.
[14]
Mouna TKA Mnad, Christophe Deleuze, and Ioannis Parissis. Synchronous Programs Testing Language (SPTL). MSR 2013 - Modélisation des Systèmes Réactifs, 2013.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
AST '16: Proceedings of the 11th International Workshop on Automation of Software Test
May 2016
105 pages
ISBN:9781450341516
DOI:10.1145/2896921
© 2016 Association for Computing Machinery. ACM acknowledges that this contribution was authored or co-authored by an employee, contractor or affiliate of a national government. As such, the Government retains a nonexclusive, royalty-free right to publish or reproduce this article, or to allow others to do so, for Government purposes only.

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 14 May 2016

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. automatic test data generation
  2. constraint logic programming
  3. software testing
  4. synchronous approach

Qualifiers

  • Research-article

Conference

ICSE '16
Sponsor:

Upcoming Conference

ICSE 2025

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 125
    Total Downloads
  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 04 Feb 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media