research-article

Improving performance and lifetime of NAND storage systems using relaxed program sequence

Authors:

Jihong KimAuthors Info & Claims

DAC '16: Proceedings of the 53rd Annual Design Automation Conference

Article No.: 63, Pages 1 - 6

https://doi.org/10.1145/2897937.2898032

Published: 05 June 2016 Publication History

Get Access

Abstract

We propose a new system-level solution that improves both the performance and lifetime of NAND storage systems by exploiting the performance asymmetry of NAND devices. At the device level, we propose a new program sequence, called relaxed program sequence (RPS), which allows more flexible page allocations in a block without compromising NAND reliability. By combining RPS with per-block parity pages, we can improve the write bandwidth and eliminate expensive paired page backup operations. Experimental results show that the proposed technique can increase IOPS by up to 56% and reduce the number of block erasures by up to 30% over an existing RPS-oblivious FTL.

References

[1]

G. Naso et al. A 128Gb 3b/Cell NAND Flash Design Using 20nm Planar-Cell Technology. In Proc. IEEE Int. Solid-State Circuits Conf., 2013.

Google Scholar

[2]

C. Kim et al. A 21 nm High Performance 64 Gb MLC NAND Flash Memory with 400 MB/s Asynchronous Toggle DDR Interface. IEEE J. Solid-State Circuits, 47(4):981--989, 2012.

Crossref

Google Scholar

[3]

H.-W. Tseng et al. Understanding the Impact of Power Loss on Flash Memory. In Proc. Design Automation Conf., 2011.

Digital Library

Google Scholar

[4]

S. Lee et al. Improving Performance and Capacity of Flash Storage Devices by Exploiting Heterogeneity of MLC Flash Memory. IEEE Trans. Comput., 63(10):2445--2458, 2014.

Digital Library

Google Scholar

[5]

L. M. Grupp et al. The Harey Tortoise: Managing Heterogeneous Write Performance in SSDs. In Proc. USENIX Annu. Tech. Conf., 2013.

Digital Library

Google Scholar

[6]

J. Lee et al. Adaptive Paired Page Prebackup Scheme for MLC NAND Flash Memory. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., 33(7):1110--1114, 2014.

Crossref

Google Scholar

[7]

S.-W. Jun et al. BlueDBM: An Appliance for Big Data Analytics. In Proc. Int. Symp. Comput. Archit., 2015.

Digital Library

Google Scholar

[8]

K.-T. Park et al. A Zeroing Cell-to-Cell Interference Page Architecture with Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories. IEEE J. Solid-State Circuits, 43(4):919--928, 2008.

Crossref

Google Scholar

[9]

S. S. Hahn et al. To Collect or Not to Collect: Just-in-Time Garbage Collection for High-Performance SSDs with Long Lifetimes. In Proc. Design Automation Conf., 2015.

Digital Library

Google Scholar

[10]

Sysbench. http://github.com/akopytov/sysbench.

Google Scholar

[11]

Filebench. http://filebench.sourceforge.net.

Google Scholar

Cited By

View all

Ghiasi NSadrosadati MMustafa HGollwitzer AFirtina CEudine JMao HLindegger JCavlak MAlser MPark JMutlu O(2024)MegIS: High-Performance, Energy-Efficient, and Low-Cost Metagenomic Analysis with In-Storage Processing2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA59077.2024.00054(660-677)Online publication date: 29-Jun-2024
https://doi.org/10.1109/ISCA59077.2024.00054
Nie SZhang CWu W(2024)DIR: Dynamic Request Interleaving for Improving the Read Performance of Aged Solid-State DrivesJournal of Computer Science and Technology10.1007/s11390-023-1601-y39:1(82-98)Online publication date: 1-Feb-2024
https://dl.acm.org/doi/10.1007/s11390-023-1601-y
Kang D(2023)Delay-D: Research on the Lifespan and Performance of Storage Devices in Unmanned Aerial VehiclesAerospace10.3390/aerospace1101004711:1(47)Online publication date: 31-Dec-2023
https://doi.org/10.3390/aerospace11010047
Show More Cited By

Recommendations

Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation

Compared to planar (i.e., two-dimensional) NAND flash memory, 3D NAND flash memory uses a new flash cell design, and vertically stacks dozens of silicon layers in a single chip. This allows 3D NAND flash memory to increase storage density using a much ...
Lifetime improvement of NAND flash-based storage systems using dynamic program and erase scaling
FAST'14: Proceedings of the 12th USENIX conference on File and Storage Technologies

The cost-per-bit of NAND flash memory has been continuously improved by semiconductor process scaling and multi-leveling technologies (e.g., a 10 nm-node TLC device). However, the decreasing lifetime of NAND flash memory as a side effect of recent ...
Improving Performance and Lifetime of Large-Page NAND Storages Using Erase-Free Subpage Programming
DAC '17: Proceedings of the 54th Annual Design Automation Conference 2017

Recent NAND flash devices have large page sizes. Although large pages are useful in increasing the flash capacity, they can degrade both the performance and lifetime of flash storage systems when small writes are dominant. We propose a new NAND ...

Comments

Information & Contributors

Information

Published In

DAC '16: Proceedings of the 53rd Annual Design Automation Conference

June 2016

1048 pages

ISBN:9781450342360

DOI:10.1145/2897937

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 June 2016

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Funding Sources

National Research Foundation of Korea

Conference

DAC '16

DAC '16: The 53rd Annual Design Automation Conference 2016

June 5 - 9, 2016

Texas, Austin

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

17
Total Citations
View Citations
267
Total Downloads

Downloads (Last 12 months)20
Downloads (Last 6 weeks)1

Reflects downloads up to 12 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Ghiasi NSadrosadati MMustafa HGollwitzer AFirtina CEudine JMao HLindegger JCavlak MAlser MPark JMutlu O(2024)MegIS: High-Performance, Energy-Efficient, and Low-Cost Metagenomic Analysis with In-Storage Processing2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA59077.2024.00054(660-677)Online publication date: 29-Jun-2024
https://doi.org/10.1109/ISCA59077.2024.00054
Nie SZhang CWu W(2024)DIR: Dynamic Request Interleaving for Improving the Read Performance of Aged Solid-State DrivesJournal of Computer Science and Technology10.1007/s11390-023-1601-y39:1(82-98)Online publication date: 1-Feb-2024
https://dl.acm.org/doi/10.1007/s11390-023-1601-y
Kang D(2023)Delay-D: Research on the Lifespan and Performance of Storage Devices in Unmanned Aerial VehiclesAerospace10.3390/aerospace1101004711:1(47)Online publication date: 31-Dec-2023
https://doi.org/10.3390/aerospace11010047
Mansouri Ghiasi NPark JMustafa HKim JOlgun AGollwitzer ASenol Cali DFirtina CMao HAlmadhoun Alserr NAusavarungnirun RVijaykumar NAlser MMutlu OFalsafi BFerdman MLu SWenisch T(2022)GenStore: a high-performance in-storage processing system for genome sequence analysisProceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3503222.3507702(635-654)Online publication date: 28-Feb-2022
https://dl.acm.org/doi/10.1145/3503222.3507702
Park JAzizi ROliveira GSadrosadati MNadig RNovo DGomez-Luna JKim MMutlu O(2022)Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO)10.1109/MICRO56248.2022.00069(937-955)Online publication date: Oct-2022
https://doi.org/10.1109/MICRO56248.2022.00069
Park JKim MChun MOrosa LKim JMutlu OSherwood TBerger EKozyrakis C(2021)Reducing solid-state drive read latency by optimizing read-retryProceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3445814.3446719(702-716)Online publication date: 19-Apr-2021
https://dl.acm.org/doi/10.1145/3445814.3446719
Fitzgerald BRyan CSullivan J(2021)An Early-Life NAND Flash Endurance Prediction SystemIEEE Access10.1109/ACCESS.2021.31246049(148635-148649)Online publication date: 2021
https://doi.org/10.1109/ACCESS.2021.3124604
Kim MPark JCho GKim YOrosa LMutlu OKim JLarus JCeze LStrauss K(2020)EvanescoProceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3373376.3378490(1311-1326)Online publication date: 9-Mar-2020
https://dl.acm.org/doi/10.1145/3373376.3378490
Chang LCheng CChang SChou P(2020)Current-Aware Flash Scheduling for Current Capping in Solid State DisksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.288704639:2(321-334)Online publication date: Feb-2020
https://doi.org/10.1109/TCAD.2018.2887046
Forouhar PSafaei F(2020)Improving Utilization and Life-Span in Parallel Aware MLC-Based SSD Using Virtual BlocksIEEE Access10.1109/ACCESS.2020.29789828(48212-48225)Online publication date: 2020
https://doi.org/10.1109/ACCESS.2020.2978982
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation

Lifetime improvement of NAND flash-based storage systems using dynamic program and erase scaling

Improving Performance and Lifetime of Large-Page NAND Storages Using Erase-Free Subpage Programming

Comments

Published In

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Funding Sources

Conference

Acceptance Rates

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Recommendations

Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation

Lifetime improvement of NAND flash-based storage systems using dynamic program and erase scaling

Improving Performance and Lifetime of Large-Page NAND Storages Using Erase-Free Subpage Programming

Comments

Information

Published In

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Funding Sources

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations