research-article

Open access

Improved Reliability of FPGA-Based PUF Identification Generator Design

Authors:

Máire O'neillAuthors Info & Claims

ACM Transactions on Reconfigurable Technology and Systems (TRETS), Volume 10, Issue 3

Article No.: 20, Pages 1 - 23

https://doi.org/10.1145/3053681

Published: 27 May 2017 Publication History

Abstract

Physical unclonable functions (PUFs), a form of physical security primitive, enable digital identifiers to be extracted from devices, such as field programmable gate arrays (FPGAs). Many PUF implementations have been proposed to generate these unique n-bit binary strings. However, they often offer insufficient uniqueness and reliability when implemented on FPGAs and can consume excessive resources. To address these problems, in this article we present an efficient, lightweight, and scalable PUF identification (ID) generator circuit that offers a compact design with good uniqueness and reliability properties and is specifically designed for FPGAs. A novel post-characterisation methodology is also proposed that improves the reliability of a PUF without the need for any additional hardware resources. Moreover, the proposed post-characterisation method can be generally used for any FPGA-based PUF designs. The PUF ID generator consumes 8.95% of the hardware resources of a low-cost Xilinx Spartan-6 LX9 FPGA and 0.81% of a Xilinx Artix-7 FPGA. Experimental results show good uniqueness, reliability, and uniformity with no occurrence of bit-aliasing. In particular, the reliability of the PUF is close to 100% over an environmental temperature range of 25°C to 70°C with ± 10% variation in the supply voltage.

References

[1]

Georg T. Becker. 2015. The Gap Between Promise and Reality: On the Insecurity of XOR Arbiter PUFs. Springer, Berlin, 535--555.

[2]

Mudit Bhargava and Ken Mai. 2014. An efficient reliable PUF-based cryptographic key generator in 65nm CMOS. In Proceedings of the ACM/IEEE Design, Automation and Test in Europe Conference and Exhibition (DATE’14). 1--6.

Digital Library

[3]

Christoph Bohm, Maximilian Hofer, and Wolfgang Pribyl. 2011. A microcontroller SRAM-PUF. In Proceedings of the 5th International Conference on Network and System Security (NSS’11). 269--273.

[4]

Leonid Bolotnyy and Gabriel Robins. 2007. Physically unclonable function-based security and privacy in RFID systems. In Proceedings of the 5th Annual IEEE International Conference on Pervasive Computing and Communications, 2007 (PerCom’07). IEEE, 211--220.

Digital Library

[5]

Qingqing Chen, Gyorgy Csaba, Paolo Lugli, Ulf Schlichtmann, and Ulrich Ruhrmair. 2011. The bistable ring PUF: A new architecture for strong physical unclonable functions. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST’11). 134--141.

[6]

Mafalda Cortez, Said Hamdioui, Vincent van der Leest, Roel Maes, and Geert-Jan Schrijen. 2013. Adapting voltage ramp-up time for temperature noise reduction on memory-based PUFs. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST’13). 35--40.

[7]

Jeroen Delvaux and Ingrid Verbauwhede. 2014. Fault injection modeling attacks on 65 nm arbiter and RO sum PUFs via environmental changes. IEEE Trans. Circuits Syst. I, Reg. Papers 61, 6 (June 2014), 1701--1713.

[8]

Achiranshu Gary and Tony T. Kim. 2014. Design of SRAM PUF with improved uniformity and reliability utilizing device aging effect. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’14). IEEE, 1941--1944.

[9]

Blaise Gassend, Dwaine Clarke, Marten van Dijk, and Srinivas Devadas. 2002. Silicon physical random functions. In Proceedings of the 9th ACM Conference on Computer and Communications Security (CCS’02). ACM, New York, NY, 148--160.

Digital Library

[10]

Chongyan Gu, Yijun Cui, Neil Hanley, and Máire O’Neill. 2016. Novel lightweight FF-APUF design for FPGA. In Proceedings of 29th IEEE International System-on-Chip Conference, (SOCC’16).

[11]

Chongyan Gu, Julian Murphy, and Máire O’Neill. 2014. A unique and robust single slice FPGA identification generator. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’14). 1223--1226.

[12]

Chongyan Gu and Máire O’Neill. 2015. Ultra-compact and robust FPGA-based PUF identification generator. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’15).

[13]

Jorge Guajardo, Sandeep S. Kumar, Geert-Jan Schrijen, and Pim Tuyls. 2007. FPGA Intrinsic PUFs and Their Use for IP Protection. Springer, Berlin, 63--80 pages.

Digital Library

[14]

Charles Herder, Meng-Day Yu, Farinaz Koushanfar, and Srinivas Devadas. 2014. Physical unclonable functions and applications: A tutorial. Proc. IEEE 102, 8 (2014), 1126--1141.

[15]

Daniel E. Holcomb, Wayne P. Burleson, and Kevin Fu. 2009. Power-up SRAM state as an identifying fingerprint and source of true random numbers. IEEE Trans. Comput 58, 9 (2009), 1198--1210.

Digital Library

[16]

Daniel E. Holcomb, Amir Rahmati, Mastooreh Salajegheh, Wayne P. Burleson, and Kevin Fu. 2013. DRV-Fingerprinting: Using Data Retention Voltage of SRAM Cells for Chip Identification. Springer, Berlin, 165--179.

[17]

Yohei Hori, Hyunho Kang, Toshihiro Katashita, Akashi Satoh, Shinichi Kawamura, and Kazukuni Kobara. 2014. Evaluation of physical unclonable functions for 28-nm process field-programmable gate arrays. J. Inf. Process. 22, 2 (2014), 344--356.

[18]

Intrisic-ID. accessed 17th June 2015. NXP Secures Over Two Billion Payment and Government ID Cards with SmartMX. Retrieved June 17, 2015 from https://www.intrinsic-id.com/nxp-secures-over-two-billion-payment-and-government-id-cards-/with-smartmx/.

[19]

Raghavan Kumar and Wayne Burleson. 2014. On design of a highly secure PUF based on non-linear current mirrors. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST’14). IEEE Computer Society, 38--43.

[20]

Sandeep S. Kumar, Jorge Guajardo, Roel Maes, G.-J. Schrijen, and Pim Tuyls. 2008. The butterfly PUF protecting IP on every FPGA. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST’08). 67--70.

Digital Library

[21]

Klaus Kursawe, Ahmad-Reza Sadeghi, Dries Schellekens, Boris Skoric, and Pim Tuyls. 2009. Reconfigurable physical unclonable functions - enabling technology for tamper-resistant storage. In Proceedings of the IEEE International Workshop on Hardware-Oriented Security and Trust (HST’09). IEEE Computer Society, Washington, DC, 22--29.

Digital Library

[22]

Daihyun Lim, Jae W. Lee, Blaise Gassend, G. Edward Suh, Marten Van Dijk, and Srinivas Devadas. 2005. Extracting secret keys from integrated circuits. IEEE Trans. VLSI Syst 13, 10 (2005), 1200--1205.

Digital Library

[23]

Roel Maes, Pim Tuyls, and Ingrid Verbauwhede. 2008. Intrinsic PUFs from flip-flops on reconfigurable devices. In Proceedings of the 3rd Benelux Workshop on Information and System Security (WISSec’08). Eindhoven, NL, 17.

[24]

Ahmed Mahmoud, Ulrich Rührmair, Mehrdad Majzoobi, and Farinaz Koushanfar. 2013. Combined modeling and side channel attacks on strong PUFs. IACR Cryptology ePrint Archive 2013 (2013), 632. http://eprint.iacr.org/2013/632.

[25]

Abhranil Maiti, Inyoung Kim, and Patrick Schaumont. 2012. A robust physical unclonable function with enhanced challenge-response set. IEEE Trans. Inf. Forens. Secur. 7 (2012), 333--345.

Digital Library

[26]

Abhranil Maiti and Patrick Schaumont. 2012. A novel microprocessor-intrinsic physical unclonable function. In Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL’12). 380--387.

[27]

Mehrdad Majzoobi, Akshat Kharaya, Farinaz Koushanfar, and Srinivas Devadas. 2014. Automated design, implementation, and evaluation of arbiter-based PUF on FPGA using programmable delay lines. IACR Cryptology ePrint Archive 2014 (2014), 639.

[28]

Dominik Merli, Frederic Stumpf, and Claudia Eckert. 2010. Improving the quality of ring oscillator PUFs on FPGAs. In Proceedings of the 5th Workshop on Embedded Systems Security (WESS’10). ACM, New York, NY, Article 9, 9 pages.

Digital Library

[29]

Microsemi. Microsemi SmartFusion2 SoC FPGAs Offer More Resources in Low Density Devices With The Lowest Power, Proven Security and Exceptional Reliability. Retrieved June 17, 2015 from http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2.

[30]

Julian Murphy, Máire O’Neill, Frank Burns, Alex Bystrov, Alexandre Yakovlev, and Basel Halak. 2012. Self-timed physically unclonable functions. In Proceedings of the 5th IFIP International Conference on New Technologies, Mobility and Security (NTMS’12). 1--5.

[31]

Ravikanth Pappu, Ben Recht, Jason Taylor, and Neil Gershenfeld. 2002. Physical one-way functions. Science 297, 5589 (2002), 2026--2030.

[32]

Ed Peterson. 2015. Leveraging Asymmetric Authentication to Enhance Security-Critical Applications Using Zynq-7000 All Programmable SoCs. Retrieved October 2015 from http://www.xilinx.com/support/documentation/white_papers/wp468_asym-auth-zynq-7000.pdf.

[33]

Ulrich Rührmair, Frank Sehnke, Jan Sölter, Gideon Dror, Srinivas Devadas, and Jürgen Schmidhuber. 2010. Modeling attacks on physical unclonable functions. In Proceedings of the 17th ACM Conference on Computer and Communications Security (CCS’10). ACM, New York, NY, 237--249.

Digital Library

[34]

Peter Simons, Erik van der Sluis, and Vincent van der Leest. 2012. Buskeeper PUFs, a promising alternative to D flip-flop PUFs. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST’12). 7--12.

[35]

Nicolas Sklavos. 2013. Securing Communication Devices via Physical Unclonable Functions (PUFs). Springer, Wiesbaden, 253--261.

[36]

Ying Su, Jeremy Holleman, and Brian P. Otis. 2008. A digital 1.6 pJ/bit chip identification circuit using process variations. IEEE J. Solid-State Circ. 43 (2008), 69--77.

[37]

G. Edward Suh and Srinivas Devadas. 2007. Physical unclonable functions for device authentication and secret key generation. In Proceedings of the 44th Annual Design Automation Conference (DAC’07). ACM, New York, NY, 9--14.

Digital Library

[38]

Vincent van der Leest, Geert-Jan Schrijen, Helena Handschuh, and Pim Tuyls. 2010. Hardware intrinsic security from D flip-flops. In Proceedings of the 5th ACM Workshop on Scalable Trusted Computing (STC’10). ACM, New York, NY, 53--62.

Digital Library

[39]

Arunkumar Vijayakumar and Sandip Kundu. 2015. A novel modeling attack resistant PUF design based on non-linear voltage transfer characteristics. In Proceedings of the 2015 Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE’15), Wolfgang Nebel and David Atienza (Eds.). ACM, 653--658. http://dl.acm.org/citation.cfm?id=2755903

Digital Library

[40]

David Wolpert and Paul Ampadu. 2012. Temperature effects in semiconductors. In Managing Temperature Effects in Nanoscale Adaptive Systems. Springer, 15--33.

[41]

Xilinx. 2011. Spartan-6 Family Overview. Retrieved April 29, 2016 from http://www.xilinx.com/support/documentation/data_sheets/ds160.pdf.

[42]

Dai Yamamoto, Kazuo Sakiyama, Mitsugu Iwamoto, Kazuo Ohta, Takao Ochiai, Masahiko Takenaka, and Kouichi Itoh. 2011. Uniqueness enhancement of PUF responses based on the locations of random outputting RS latches. In Proceedings of the 13th International Workshop on Cryptographic Hardware and Embedded Systems (CHES’11), Bart Preneel and Tsuyoshi Takagi (Eds.). Springer, Berlin, 390--406.

Digital Library

[43]

Haile Yu, Philip H. W. Leong, and Qiang Xu. 2012. An FPGA chip identification generator using configurable ring oscillators. IEEE Trans. VLSI. Syst. 20, 12 (Dec. 2012), 2198--2207.

Digital Library

Cited By

Korona MGiermakowski RBiernacki MRawski M(2024)Lightweight Strong PUF for Resource-Constrained DevicesElectronics10.3390/electronics1302035113:2(351)Online publication date: 14-Jan-2024
https://doi.org/10.3390/electronics13020351
Aparicio-Téllez RGarcia-Bosque MDíez-Señorans GCelma S(2024) Novel PUF based on Generalized Galois Ring Oscillators with 10 -15 EER and 0.53% BER 2024 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS58744.2024.10558365(1-5)Online publication date: 19-May-2024
https://doi.org/10.1109/ISCAS58744.2024.10558365
Hassan NChatterjee U(2024)Machine Learning Attacks on Challenge-Response Obfuscations in Strong PUFs2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)10.1109/HOST55342.2024.10545395(361-372)Online publication date: 6-May-2024
https://doi.org/10.1109/HOST55342.2024.10545395
Show More Cited By

Index Terms

Improved Reliability of FPGA-Based PUF Identification Generator Design
1. Security and privacy
  1. Security in hardware

Recommendations

FPGA design for timing yield under process variations

Yield loss due to timing failures results in diminished returns for field-programmable gate arrays (FPGAs), and is aggravated under increased process variations in scaled technologies. The uncertainty in the critical delay of a circuit under process ...
FPGA-based Physical Unclonable Functions: A comprehensive overview of theory and architectures
Abstract
Physically Unclonable Functions (PUFs) are a promising technology and have been proposed as central building blocks in many cryptographic protocols and security architectures. Among other uses, PUFs enable chip identifier/...
Design and Implementation of a Delay-Based PUF for FPGA IP Protection
CADGRAPHICS '13: Proceedings of the 2013 International Conference on Computer-Aided Design and Computer Graphics

Physical Unclonable Function (PUF) makes use of the uncontrollable process variations during the production of IC to generate a unique signature for each IC. It has a wide application in security such as FPGA Intellectual Property (IP) protection, key ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Reconfigurable Technology and Systems

ACM Transactions on Reconfigurable Technology and Systems Volume 10, Issue 3

September 2017

187 pages

ISSN:1936-7406

EISSN:1936-7414

DOI:10.1145/3102109

Editor:
Steve Wilton
Department of Electrical and Computer Engineering/University of British Columbia/Kaiser 4112, 5500-2332 Main Mall/Vancouver, BC V6T 1Z4 Canada

Issue’s Table of Contents

Copyright © 2017 Owner/Author.

This work is licensed under a Creative Commons Attribution International 4.0 License.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 27 May 2017

Accepted: 01 January 2017

Revised: 01 December 2016

Received: 01 June 2016

Published in TRETS Volume 10, Issue 3

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

54
Total Citations
View Citations
1,689
Total Downloads

Downloads (Last 12 months)229
Downloads (Last 6 weeks)18

Reflects downloads up to 09 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Korona MGiermakowski RBiernacki MRawski M(2024)Lightweight Strong PUF for Resource-Constrained DevicesElectronics10.3390/electronics1302035113:2(351)Online publication date: 14-Jan-2024
https://doi.org/10.3390/electronics13020351
Aparicio-Téllez RGarcia-Bosque MDíez-Señorans GCelma S(2024) Novel PUF based on Generalized Galois Ring Oscillators with 10 -15 EER and 0.53% BER 2024 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS58744.2024.10558365(1-5)Online publication date: 19-May-2024
https://doi.org/10.1109/ISCAS58744.2024.10558365
Hassan NChatterjee U(2024)Machine Learning Attacks on Challenge-Response Obfuscations in Strong PUFs2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)10.1109/HOST55342.2024.10545395(361-372)Online publication date: 6-May-2024
https://doi.org/10.1109/HOST55342.2024.10545395
Yavuz SNaroska EDaniel K(2024)Vulnerabilities and Challenges in the Development of PUF-Based Authentication Protocols on FPGAs: A Brief Review2024 IEEE Conference on Dependable and Secure Computing (DSC)10.1109/DSC63325.2024.00021(58-65)Online publication date: 6-Nov-2024
https://doi.org/10.1109/DSC63325.2024.00021
Sala RScotti G(2024)Evaluation and Comparison of Physical Unclonable Functions suitable for FPGA Implementation2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)10.1109/DCIS62603.2024.10769166(1-6)Online publication date: 13-Nov-2024
https://doi.org/10.1109/DCIS62603.2024.10769166
Kansal MRoy ARoy DBodapati SChattopadhyay A(2024)Priority Arbiter PUFDiscrete Applied Mathematics10.1016/j.dam.2024.05.013356:C(71-95)Online publication date: 30-Oct-2024
https://dl.acm.org/doi/10.1016/j.dam.2024.05.013
Yarmolik VIvaniuk A(2023)2D physically unclonable functions of the arbiter typeInformatics10.37661/1816-0301-2023-20-1-7-2620:1(7-26)Online publication date: 29-Mar-2023
https://doi.org/10.37661/1816-0301-2023-20-1-7-26
Della Sala RScotti G(2023)A Novel FPGA Implementation of the NAND-PUF with Minimal Resource Usage and High ReliabilityCryptography10.3390/cryptography70200187:2(18)Online publication date: 3-Apr-2023
https://doi.org/10.3390/cryptography7020018
Ni TLi FPeng QWang SWen X(2023)A Lightweight and Machine-Learning-Resistant PUF framework based on Nonlinear Structure and Obfuscating Challenges2023 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)10.1109/AsianHOST59942.2023.10409383(1-6)Online publication date: 13-Dec-2023
https://doi.org/10.1109/AsianHOST59942.2023.10409383
Sala RScotti G(2023)Exploiting the DD-Cell as an Ultra-Compact Entropy Source for an FPGA-Based Re-Configurable PUF-TRNG ArchitectureIEEE Access10.1109/ACCESS.2023.330490111(86178-86195)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3304901
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

Media

Figures

Other

Tables

View Issue’s Table of Contents