research-article

Leveraging Dual-Mode Magnetic Crossbar for Ultra-low Energy In-memory Data Encryption

Authors:

Shaahin Angizi,

Farhana Parveen,

Deliang FanAuthors Info & Claims

GLSVLSI '17: Proceedings of the Great Lakes Symposium on VLSI 2017

Pages 83 - 88

https://doi.org/10.1145/3060403.3060460

Published: 10 May 2017 Publication History

Abstract

The logic-in-memory architecture is highly promising for high-throughput data-driven applications. This paper presents a novel dual-mode magnetic crossbar architecture consisting of perpendicularly cross-coupled magnetic racetrack nanowires, which could morph between non-volatile multi-bit racetrack memory mode and in-memory data encryption mode. The proposed magnetic crossbar is able to automatically perform parallel in-memory bit-wise XOR computations of the data stored in the racetrack memories with the help of magnetic coupling physics without complex peripheral circuits, which could be leveraged to design energy efficient in-memory data encryption engine. We employ Advanced Encryption Standard (AES) algorithm to elucidate the efficiency of the proposed design. The device-to-architecture level simulation results show that the proposed architecture can achieve 70% and 17.5% lower energy consumption compared to CMOS-ASIC and recent domain wall (DW) AES implementations, respectively. In addition, the AES encryption speed increases by 29.7% compared to the DW-AES implementation.

References

[1]

Ncsu eda freepdk45, 2011.

[2]

Z. Abid et al. Efficient cmol gate designs for cryptography applications. IEEE Trans. Nanotechnol., 8:315--321, 2009.

Digital Library

[3]

Y. Bi et al. Leveraging emerging technology for hardware security-case study on silicon nanowire fets and graphene symfets. In 2014 IEEE 23rd ATS, pages 342--347. IEEE, 2014.

Digital Library

[4]

N. Binkert et al. The gem5 simulator. SIGARCH, 39:1--7, 2011.

Digital Library

[5]

D. Canniere et al. Katan and ktantan - a family of small and efficient hardware-oriented block ciphers. In International Workshop on CHES, pages 272--288. Springer, 2009.

Digital Library

[6]

S. Datta et al. Non-volatile spin switch for boolean and non-boolean logic. Appl. Phys. Lett., 101:252411, 2012.

[7]

M. J. Donahue et al. OOMMF User's guide. US Department of Commerce, Technology Administration, National Institute of Standards and Technology, 1999.

[8]

X. Dong et al. Nvsim: A circuit-level performance, energy, and area model for emerging non-volatile memory. In Emerging Memory Technologies. Springer, 2014.

[9]

X. Fong et al. Knack: A hybrid spin-charge mixed-mode simulator for evaluating different genres of spin-transfer torque mram bit-cells. In SISPAD, pages 51--54. IEEE, 2011.

[10]

X. Fong et al. Spin-transfer torque devices for logic and memory: Prospects and perspectives. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., 35(1):1--22, 2016.

Digital Library

[11]

Z. He and D. Fan. Energy efficient reconfigurable threshold logic circuit with spintronic devices. IEEE Transactions on Emerging Topics in Computing, 2016.

[12]

Z. He and D. Fan. A low power current-mode flash adc with spin hall effect based multi-threshold comparator. In ISPLED, pages 314--319. ACM, 2016.

Digital Library

[13]

S. Li et al. Mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In MICRO, pages 469--480. ACM, 2009.

Digital Library

[14]

E. Linn et al. Complementary resistive switches for passive nanocrossbar memories. Nature materials, 9:403--406, 2010.

[15]

K. Malbrain. Byte-oriented-aes: a public domain byte-oriented implementation of aes in c, 2009.

[16]

S. Mathew et al. 340 mv--1.1 v, 289 gbps/w, 2090-gate nanoaes hardware accelerator with area-optimized encrypt/decrypt gf (2 4) 2 polynomials in 22 nm tri-gate cmos. IEEE J. Solid-State Circuits, 50(4):1048--1058, 2015.

[17]

D. Morris et al. mlogic: Ultra-low voltage non-volatile logic circuits using stt-mtj devices. In Proceedings of the 49th DAC, pages 486--491. ACM, 2012.

Digital Library

[18]

S. S. Parkin et al. Magnetic domain-wall racetrack memory. Science, 320:190--194, 2008.

[19]

V. Sokalski et al. Naturally oxidized feco as a magnetic coupling layer for electrically isolated read/write paths in mlogic. IEEE Trans. Magn., 49(7):4351--4354, 2013.

[20]

N.-F. Standard. Announcing the advanced encryption standard (aes). FIPSP, 197, 2001.

[21]

Y. Wang et al. Dw-aes: A domain-wall nanowire-based aes for high throughput and energy-efficient data encryption in non-volatile memory. IEEE Trans. Inf. Forensics Security, 11, 2016.

[22]

Y. Zhang et al. Perpendicular-magnetic-anisotropy cofeb racetrack memory. J. Appl. Phys., 111, 2012.

Cited By

Zhang FAngizi SSun JZhang WFan D(2023)Aligner-D: Leveraging In-DRAM Computing to Accelerate DNA Short Read AlignmentIEEE Journal on Emerging and Selected Topics in Circuits and Systems10.1109/JETCAS.2023.324154513:1(332-343)Online publication date: Mar-2023
https://doi.org/10.1109/JETCAS.2023.3241545
Ferreira JFalcao GGómez-Luna JAlser MOrosa LSadrosadati MKim JOliveira GShahroodi TNori AMutlu OHardavellas NCampanoni SGrot BKarpuzcu U(2022)pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup TablesProceedings of the 55th Annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO56248.2022.00067(900-919)Online publication date: 1-Oct-2022
https://dl.acm.org/doi/10.1109/MICRO56248.2022.00067
Parveen FAngizi SFan D(2018)IMFlexComACM Journal on Emerging Technologies in Computing Systems10.1145/322304714:3(1-18)Online publication date: 23-Oct-2018
https://dl.acm.org/doi/10.1145/3223047
Show More Cited By

Index Terms

Leveraging Dual-Mode Magnetic Crossbar for Ultra-low Energy In-memory Data Encryption
1. Hardware

Recommendations

Secure non-volatile memory with scratch pad memory using dual encryption mode: work-in-progress
CODES '18: Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis

This paper proposes a secure non-volatile main memory (NVMM) with a scratch pad memory (SPM) management compiler to reduce the number of bit flips in NVMM.

The main idea is to categorize data to write-intensive and non write-intensive, and apply the CTR ...
Wear leveling for crossbar resistive memory
DAC '18: Proceedings of the 55th Annual Design Automation Conference

Resistive Memory (ReRAM) is an emerging non-volatile memory technology that has many advantages over conventional DRAM. ReRAM crossbar has the smallest 4F² planar cell size and thus is widely adopted for constructing dense memory with large capacity. ...
A workload-aware flash translation layer enhancing performance and lifespan of TLC/SLC dual-mode flash memory in embedded systems

Similar to traditional NAND flash memory, triple-level cell (TLC) flash memory is used as secondary storage to meet the fast growing demands on storage capacity. TLC flash memory exhibits attractive features such as shock resistance, high density, low ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

GLSVLSI '17: Proceedings of the Great Lakes Symposium on VLSI 2017

May 2017

516 pages

ISBN:9781450349727

DOI:10.1145/3060403

General Chairs:
Laleh Behjat
University of Calgary, Canada
,
Jie Han
University of Alberta, Canada
,
Program Chairs:
Miroslav N. Velev
Aries Design Automation, USA
,
Deming Chen
University of Illinois, USA

Copyright © 2017 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE CEDA
IEEE CASS

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 May 2017

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

GLSVLSI '17

Sponsor:

SIGDA

GLSVLSI '17: Great Lakes Symposium on VLSI 2017

May 10 - 12, 2017

Alberta, Banff, Canada

Acceptance Rates

GLSVLSI '17 Paper Acceptance Rate 48 of 197 submissions, 24%;

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
268
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)0

Reflects downloads up to 10 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Zhang FAngizi SSun JZhang WFan D(2023)Aligner-D: Leveraging In-DRAM Computing to Accelerate DNA Short Read AlignmentIEEE Journal on Emerging and Selected Topics in Circuits and Systems10.1109/JETCAS.2023.324154513:1(332-343)Online publication date: Mar-2023
https://doi.org/10.1109/JETCAS.2023.3241545
Ferreira JFalcao GGómez-Luna JAlser MOrosa LSadrosadati MKim JOliveira GShahroodi TNori AMutlu OHardavellas NCampanoni SGrot BKarpuzcu U(2022)pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup TablesProceedings of the 55th Annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO56248.2022.00067(900-919)Online publication date: 1-Oct-2022
https://dl.acm.org/doi/10.1109/MICRO56248.2022.00067
Parveen FAngizi SFan D(2018)IMFlexComACM Journal on Emerging Technologies in Computing Systems10.1145/322304714:3(1-18)Online publication date: 23-Oct-2018
https://dl.acm.org/doi/10.1145/3223047
He ZZhang YAngizi SGong BFan D(2018)Exploring a SOT-MRAM Based In-Memory Computing for Data ProcessingIEEE Transactions on Multi-Scale Computing Systems10.1109/TMSCS.2018.28369674:4(676-685)Online publication date: 1-Oct-2018
https://doi.org/10.1109/TMSCS.2018.2836967
Parveen FAngizi SHe ZFan D(2018)IMCS2: Novel Device-to-Architecture Co-Design for Low-Power In-Memory Computing Platform Using Coterminous Spin SwitchIEEE Transactions on Magnetics10.1109/TMAG.2018.281995954:7(1-14)Online publication date: Jul-2018
https://doi.org/10.1109/TMAG.2018.2819959
He ZAngizi SFan D(2018)Accelerating Low Bit-Width Deep Convolution Neural Network in MRAM2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)10.1109/ISVLSI.2018.00103(533-538)Online publication date: Jul-2018
https://doi.org/10.1109/ISVLSI.2018.00103
Fan DHe ZAngizi S(2017)Leveraging spintronic devices for ultra-low power in-memory computing: Logic and neural network2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS.2017.8053122(1109-1112)Online publication date: Aug-2017
https://doi.org/10.1109/MWSCAS.2017.8053122
Fan DAngizi SHe Z(2017)In-Memory Computing with Spintronic Devices2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)10.1109/ISVLSI.2017.116(683-688)Online publication date: Jul-2017
https://doi.org/10.1109/ISVLSI.2017.116
He ZAngizi SFan D(2017)Exploring STT-MRAM Based In-Memory Computing Paradigm with Application of Image Edge Extraction2017 IEEE International Conference on Computer Design (ICCD)10.1109/ICCD.2017.78(439-446)Online publication date: Nov-2017
https://doi.org/10.1109/ICCD.2017.78

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents