Analyzing the Single Event Upset Sensitivity of Digital Clock Manager in Virtex-5 FPGA
Authors: 
Tingting Yu, Lei Chen, Xuewu Li, Shuo Wang, Jing ZhouAuthors Info & Claims
Tingting Yu, Lei Chen, Xuewu Li, Shuo Wang, Jing ZhouAuthors Info & ClaimsPages 112 - 116
Abstract
SRAM-based FPGAs(Field Programmable Logic Arrays) always suffer SEU(Single Event Upset) in space applications, causing bit-flips in configuration memory. Especially, the trend of compression of semiconductor feature size increases the FPGA's vulnerability. In order to validate reliability and explore weakness of FPGA-based circuits, many testing mechanisms have been proposed. Previous studies have confirmed that SEU occurs in different on-chip resources will result in different consequences. And most circumstances are about logic altering and routing error of local regions. However, when configuration bits of DCM (Digital Clock Manager) flip, the clock outputs confusion is very likely to lead a large-scale circuit fault. Currently, few papers or reports have studied SEU of DCM. This paper presents a methodology to analyze DCM's SEU sensitivity. A process of bitstream parsing is employed first to find out the correspondence between DCM block and its configuration bits. Then SEU emulation in DCM is carried out by bitstream-based fault injection. Experimental results show that each clock output of DCM has its own, different degree of sensitivity. According analyzing the number and location of the output-specific fault bits, a general sensitive-bit distribution map is drawn. In addition, certain DCM attribute-accessing bits also be identified through fixed-point fault injection. This awareness will help to study DCM SEU mitigations or radiation hardening strategies in future work.
References
[1]
Straka, Martin, Jan Kastil, and Zdenek Kotasek, "Seu simulation framework for xilinx fpga: First step towards testing fault tolerant systems," Digital System Design (DSD), 2011 14th Euromicro Conference on. IEEE, 2011.
[2]
Rozkovec, Martin, Jiří Jeníček, and Ondřej Novák, "An evaluation of the application dependent FPGA test method," Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2012 IEEE 15th International Symposium on. IEEE, 2012.
[3]
Nunes, J. L., Pecserke, T., Cunha, J. C., & Zenha-Rela, M, "FIRED--Fault Injector for Reconfigurable Embedded Devices," Dependable Computing (PRDC), 2015 IEEE 21st Pacific Rim International Symposium on. IEEE, 2015.
[4]
Leong, C., Semião, J., Santos, M. B., Teixeira, I. C., Teixeira, J. P., Batista, A. N., ... & Marques, J. G, "Fast radiation monitoring in FPGA-based designs," Design of Circuits and Integrated Systems (DCIS), 2015 Conference on. IEEE, 2015.
[5]
He, W., Wang, Y., Xing, K., & Chen, L, "SEU readback interval strategy of SRAM-based FPGA for space application," Computer Science and Automation Engineering (CSAE), 2011 IEEE International Conference on. Vol. 4. IEEE, 2011.
[6]
Zhou, Jing, Lei Chen, and Shuo Wang, "Precision fault injection method based on correspondence between configuration bitstream and architecture," Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays. ACM, 2013.
[7]
Sari, Aitzan, and Mihalis Psarakis, "A fault injection platform for the analysis of soft error effects in FPGA soft processors," Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2016 IEEE 19th International Symposium on. IEEE, 2016.
[8]
Xiong, Pan, Zhang Jiaming, and Zhu Mingda, "Automated Resource-Oriented Fault Injection to Estimate the SEU-induced Error in SRAM-based FPGA," Computational Intelligence and Communication Networks (CICN), 2012 Fourth International Conference on. IEEE, 2012.
[9]
Jing, Naifeng, et al, "Quantitative SEU fault evaluation for SRAM-based FPGA architectures and synthesis algorithms," 2011 21st International Conference on Field Programmable Logic and Applications. IEEE, 2011.
[10]
Benfica, Juliano, et al, Analysis of SRAM-Based FPGA SEU Sensitivity to Combined EMI and TID-Imprinted Effects, IEEE Transactions on Nuclear Science 63.2 (2016): 1294--1300.
[11]
Cassano, Luca, "Analysis and test of the effects of single event upsets affecting the configuration memory of SRAM-based FPGAs," 2014 International Test Conference. IEEE, 2014.
[12]
Shen, Z., Feng, C., Gao, S., Zhang, D., Jiang, D., Liu, S., & An, Q, Study on FPGA SEU Mitigation for the Readout Electronics of DAMPE BGO Calorimeter in Space, IEEE Transactions on Nuclear Science 62.3 (2015): 1010--1015.
[13]
Golshan, Shahin, and Elaheh Bozorgzadeh, "Single-event-upset (SEU) awareness in FPGA routing," Proceedings of the 44th annual Design Automation Conference. ACM, 2007.
[14]
Montealegre, Norma, "Demonstration of the fault recognition and recovery of FPGA circuits by means of Cytokine-Formal Immune Networks," Field-Programmable Technology, 2009. FPT 2009. International Conference on. IEEE, 2009.
[15]
UG190 X. Virtex-5 FPGA user guide. UG190, 2009, 5.
[16]
Philippe, A., and A. Greg, Assessing and mitigation radiation effects in Xilinx FPGAs, Jet Propulsion Laboratory, California Institute of Technology, 2008.
[17]
Xilinx, Inc. 2009, Leading the Charge in Aerospace & Defense for 20 years,http://japan.xilinx.com/publications/prod_mktg/AandDbrochure_2009_with_spec_sheets.pdf
- Analyzing the Single Event Upset Sensitivity of Digital Clock Manager in Virtex-5 FPGA
Recommendations
An FPGA-Based Approach for Speeding-Up Fault Injection Campaigns on Safety-Critical Circuits
In this paper we describe an FPGA-based approach to speed-up fault injection campaigns for the evaluation of the fault-tolerance of VLSI circuits. Suitable techniques are proposed, allowing emulating the effects of faults and observing faulty behavior. ...
Selective Triple Modular Redundancy for Single Event Upset (SEU) Mitigation
AHS '09: Proceedings of the 2009 NASA/ESA Conference on Adaptive Hardware and SystemsThis paper represents a design technique for hardening circuits mapped onto FPGAs. An effective and simple algorithm for signal probabilities has been used to detect SEU (single event upset) sensitive gates for a given circuit. The circuit can be ...
Impact of Soft Errors on Large-Scale FPGA Cloud Computing
FPGA '19: Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate ArraysFPGAs are being used in large numbers within cloud computing to provide high-performance, low-power alternatives to more traditional computing structures. While FPGAs provide a number of important benefits to cloud computing environments, they are ...
Comments
Information & Contributors
Information
Published In
March 2017
122 pages
ISBN:9781450352307
DOI:10.1145/3070617
Copyright © 2017 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 29 March 2017
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
IEEA '17
IEEA '17: 6th International Conference on Informatics, Environment, Energy and Applications
March 29 - 31, 2017
Jeju, Republic of Korea
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 76Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 04 Oct 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in