Article

Free access

Converting a 64b PowerPC processor from CMOS bulk to SOI technology

Authors:

D. Allen,

D. Behrends,

B. StanisicAuthors Info & Claims

DAC '99: Proceedings of the 36th annual ACM/IEEE Design Automation Conference

Pages 892 - 897

https://doi.org/10.1145/309847.310094

Published: 01 June 1999 Publication History

PDF eReader

References

[1]

D.Allen, et al,"A 550MHz 64b SOI Processor with Cu Interconnects", ISSCC, 1999.

Google Scholar

[2]

F. Assaderaghi, et al, "A 7.9/5.5 psec Room/Low Temperature SOI CMOS," IEDM 97, pp. 415-418.

Google Scholar

[3]

J-E Colinge, Silicon-On-Insulator Technology: Materials to VLSI, Kluwer Academic Publishers, Boston MA, 1991.

Google Scholar

[4]

K.L. Shepard and V. Narayanan, "Noise in deep submicron digital design", in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 524-531, November 1996.

Digital Library

Google Scholar

[5]

"AS/X User's Guide", International Business Machines Technical Memorandum, No. 220-5233-00, March 1994.

Google Scholar

[6]

T.Drumm, J.Mollen, J.Earl,"Differences in Synthesis Behavior between Bulk and SOI Technologies," International Business Machines Technical Memorandum, 1997

Google Scholar

[7]

H. H. Chen and D. D. Ling, "Power supply noise analysis methodology for deep submicron VLSI chip design," in Proceedings 34th Design Automation Conference, pp. 638-643, June 1997.

Digital Library

Google Scholar

[8]

J. Rahmeh, "3DNoise User's Guide", International Business Machines Technical Memorandum, June 1996.

Google Scholar

Cited By

View all

Chang SChoi G(2007)Gate-Level Exception Handling Design for Noise Reduction in High-Speed VLSI CircuitsProceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems10.1109/VLSID.2007.88(109-114)Online publication date: 6-Jan-2007
https://dl.acm.org/doi/10.1109/VLSID.2007.88
Allen D(2004)A VLSI design methodology for SOI technology2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573)10.1109/SOI.2004.1391531(5-8)Online publication date: 2004
https://doi.org/10.1109/SOI.2004.1391531
Karandikar SSapatnekar SRabaey J(2001)Technology mapping for SOI domino logic incorporating solutions for the parasitic bipolar effectProceedings of the 38th annual Design Automation Conference10.1145/378239.378527(377-382)Online publication date: 22-Jun-2001
https://dl.acm.org/doi/10.1145/378239.378527

Index Terms

Converting a 64b PowerPC processor from CMOS bulk to SOI technology
1. Applied computing
  1. Physical sciences and engineering
2. Hardware
  1. Emerging technologies
  2. Very large scale integration design

Recommendations

Fabrication of Bulk-Si FinFET using CMOS compatible process

A new CMOS (Complementary Metal Oxide Semiconductor) compatible Bulk-Si FinFETs fabrication process has been proposed. Compared with conventional fabrication processes of SOI (Silicon On Insulator) and Bulk-Si FinFETs, this new approach is of low cost ...
Minimum supply voltage for bulk Si CMOS GSI
ISLPED '98: Proceedings of the 1998 international symposium on Low power electronics and design

Limits on energy dissipation are investigated for bulk Si CMOS circuits at each node of the 1997 National Technology Roadmap for Semiconductors (NTRS). Physical, continuous and smooth MOSFET Transregional drain current models that consider high-field ...
Modeling and analysis of loading effect on leakage of nanoscaled bulk-CMOS logic circuits

In nanoscale complementary metal-oxide-semiconductor (CMOS) devices, a significant increase in subthreshold, gate, and reverse-biased junction band-to-band-tunneling (BTBT) leakage results in large leakage power in logic circuits. Leakage components ...

Comments

Information & Contributors

Information

Published In

DAC '99: Proceedings of the 36th annual ACM/IEEE Design Automation Conference

June 1999

1000 pages

ISBN:1581131097

DOI:10.1145/309847

Editor:
Mary Jane Irwin

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1999

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC99

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC99: The 36th ACM/IEEE-CAS/EDAC Design Automation Conference

June 21 - 25, 1999

Louisiana, New Orleans, USA

Acceptance Rates

DAC '99 Paper Acceptance Rate 154 of 451 submissions, 34%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
244
Total Downloads

Downloads (Last 12 months)13
Downloads (Last 6 weeks)5

Reflects downloads up to 06 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Chang SChoi G(2007)Gate-Level Exception Handling Design for Noise Reduction in High-Speed VLSI CircuitsProceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems10.1109/VLSID.2007.88(109-114)Online publication date: 6-Jan-2007
https://dl.acm.org/doi/10.1109/VLSID.2007.88
Allen D(2004)A VLSI design methodology for SOI technology2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573)10.1109/SOI.2004.1391531(5-8)Online publication date: 2004
https://doi.org/10.1109/SOI.2004.1391531
Karandikar SSapatnekar SRabaey J(2001)Technology mapping for SOI domino logic incorporating solutions for the parasitic bipolar effectProceedings of the 38th annual Design Automation Conference10.1145/378239.378527(377-382)Online publication date: 22-Jun-2001
https://dl.acm.org/doi/10.1145/378239.378527

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Fabrication of Bulk-Si FinFET using CMOS compatible process

Minimum supply voltage for bulk Si CMOS GSI

Modeling and analysis of loading effect on leakage of nanoscaled bulk-CMOS logic circuits