Trigger correlation for dynamic system reconfiguration
Abstract
References
Index Terms
- Trigger correlation for dynamic system reconfiguration
Recommendations
Development of a Run-Time Reconfiguration System with Low Reconfiguration Overhead
The concept of using a microcontroller coupled to re-programmable FPGAs is being used at the heart of Run-Time Reconfigurable (RTR) systems. This paper presents the development of an RTR system for DSP and telecommunication applications. It differs from ...
Configuration locking and schedulability estimation for reduced reconfiguration overheads of reconfigurable systems
Dynamically reconfigurable field-programmable gate arrays (FPGAs) hold the promise of providing a virtual hardware resource in which hardware circuits can be dynamically scheduled onto the available FPGA resources. However, reconfiguring an FPGA can ...
Integrated upstream parasitic event building architecture for BTeV level 1 pixel trigger system
RTC'05: Proceedings of the 14th IEEE-NPSS conference on Real timeContemporary event building approaches use data switches, either homemade or commercial off-the-shelf ones, to merge data from different channels and distribute them among processor nodes. However, in many trigger and DAQ systems, the merging and ...
Comments
Information & Contributors
Information
Published In
- Conference Chairs:
- Hisham M. Haddad,
- Roger L. Wainwright,
- Richard Chbeir
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Poster
Funding Sources
- NSERC
Conference
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 64Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in