Towards architectural support for bandwidth management in mixed-critical embedded systems
Abstract
Mixed-critical platforms require an on-chip interconnect and a memory controller capable of providing sufficient timing independence for critical applications. Existing real-time memory controllers, however, either do not support mixed criticality or still fail to ensure negligible allow a certain degree of interference between applications.
On the other hand, Networks-on-Chip manage the traffic injection rate mainly by employing complex techniques; either back-pressure based flow-control mechanisms or rate-control of traffic load (i.e. traffic shaping). This work proposes such a Traffic Shaper Module that supports both monitoring and traffic control at the on-chip network interface or the memory controller.
The advantage of this Traffic Shaper Module is that at system level it provides guaranteed memory bandwidth to the critical applications by limiting traffic of non-critical tasks.
The system is developed in the Xilinx ZYNQ7000 System-on-Chip while the measurements were captured on a Zed-board development board. By enabling the Traffic Shaper in our architecture we achieved fine-grain bandwidth control with negligible overhead, while providing bandwidth of only 0.5-5 percent less than the theoretical specified bandwidth.
References
[1]
S. Vestal, Preemptive scheduling of multi-criticality systems with varying degrees of execution time assurance, in 28th IEEE Int'l Real-Time Syst. Symp., (RTSS), pp. 239âĂŞ243, Dec. 2007
[2]
A. Burns and R. Davis, âĂIJMixed criticality systems: A review, Dept. of Computer Science, University of York, Tech. Rep, Fourth Edition, 2014
[3]
R. Wilhelm et al., The Worst-Case Execution-Time Problem Overview of Methods and Survey of Tools, ACM Trans. on Embed. Comput. Syst., vol. 7, pp. 36:1--36:53, May 2008
[4]
C. Ferdinand and R. Wilhelm, Efficient and precise cache behavior prediction for real-time systems, Real-Time Systems, vol. 17, no. 2, pp. 131--181, 1999
[5]
S. A. Edwards and E. A. Lee, The case for the precision timed (PRET) machine, in Proc. of the 44th annual Conf. on Design Automation, pp. 264 - 265, Jun 2007
[6]
M. Schoeberl, A Java processor architecture for embedded real-time systems, Journal of Syst. Archit., vol. 54, no. 1-2, pp. 265--286, 2008
[7]
I. Liu, J. Reineke, D. Broman, M. Zimmer, and E. Lee, A PRET microarchitecture implementation with repeatable timing and competitive performance, in Intl. Conf. on Computer Design (ICCD), pp. 87--93, Sep. 2012
[8]
Y. Kim, D. Broman, J. Cai, and A. Shrivastaval, WCET-Aware Dynamic Code Management on Scratchpads for Software-Managed Multicores, in Proc. of the 20th IEEE Real-Time and Embedded Technology and Application Symp. (RTAS), 2014
[9]
M. Schoeberl, A time predictable instruction cache for a java processor, On the Move to Meaningful Internet Systems 2004: OTM 2004 Workshops, Springer, pp. 371--382, 2004
[10]
MicroBlaze Processor Reference Guide, Xilinx UG984, April 2, 2014
[11]
S. Baruah, V. Bonifaci, G. D'Angelo and L. Haohan, A. Marchetti-Spaccamela, N. Megow, and L. Stougie, Scheduling Real-Time Mixed-Criticality Jobs, IEEE Transactions on Computers, vol 61, no 8, 2012
[12]
Zynq-7000 All Programmable SoC Technical Reference Manual UG585 v1.10, Xilinx, February 23, 2015
[13]
P. Kollig et al., Heterogeneous Multi-Core Platform for Consumer Multimedia Applications, In Proc. DATE, 2009.
[14]
H. Kim et al., A Predictable and Command-Level Priority-Based DRAM Controller for Mixed-Criticality Systems, Real-Time and Embedded Technology and Applications Symposium (RTAS), 2015
[15]
S. Goossens, J. Kuijsten, B. Akesson and K. Goosens, A reconfigurable real-time SDRAM controller for mixed time-criticality systems, Hardware/Software Codesign and System Synthesis (CODES+ISSS), International Conference, 2013
[16]
S. Goossens, B. Akesson and K. Goosens, Conservative open-page policy for mixed time-criticality memory controllers, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013
[17]
M. Zimmer, D. Broman, C. Shaver and E.A. Lee, FlexPRET: A Processor Platform for Mixed-Criticality Systems, Proceedings of the 20th IEEE Real-Time and Embedded Technology and Application Symposium (RTAS), Berlin, Germany, April 15-17, 2014
[18]
T.-S. Domitjian and P. Pop, Design Optimization of Mixed-Criticality Real-Time Applications on Cost-Constrained Partitioned Architectures, International Conference on Embedded and Real-Time Computing Systems and Applications, 2013
[19]
G. Ciocarlie, H. Schubert and R. Wahlin, A Data Centric Approach for Modular Assurance, Workshop on Real-time, Embedded and Enterprise-Scale Time-Critical Systems, 23 Mar 2011
[20]
G. Kornaros, I. Papaefstathiou, A. Nikologiannis and N. Zervos, A fully-programmable memory management system optimizing queue handling at multi gigabit rates, Proceedings of the 40th annual Design Automation Conference, pp. 54--59, 2003
[21]
"Specification Documents", Bluetooth SIG, www.bluetooth.org
[22]
AXI Reference Guide UG761 V13.1, Xilinx, March 7, 2015
Index Terms
- Towards architectural support for bandwidth management in mixed-critical embedded systems
Recommendations
Traffic shaping measurements and analyses in 3G network
HP-MOSys '13: Proceedings of the 2nd ACM workshop on High performance mobile opportunistic systemsTraffic shaping effect may have significant impact on end-to-end Quality of Service (QoS) provisioning. Therefore, it should be carefully studied in order to allow the creation of appropriate traffic models to be used for simulations. First, to ...
ShaperProbe: end-to-end detection of ISP traffic shaping using active methods
IMC '11: Proceedings of the 2011 ACM SIGCOMM conference on Internet measurement conferenceWe present an end-to-end measurement method for the detection of traffic shaping. Traffic shaping is typically implemented using token buckets, allowing a maximum burst of traffic to be serviced at the peak capacity of the link, while any remaining ...
Adaptive bandwidth management and QoS provisioning in IPVPNs
An IP Virtual Private Network (VPN) uses a major share of physical resources of a network to satisfy customer's demand for secure connectivity and Quality of Service (QoS) over the Internet. Service Level Agreements (SLAs) are often used to provide ...
Comments
Information & Contributors
Information
Published In
November 2017
53 pages
Copyright © 2018 Authors.
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 04 January 2018
Published in SIGBED Volume 14, Issue 4
Check for updates
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 52Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)1
Reflects downloads up to 13 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in