Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/331532.331575acmconferencesArticle/Chapter ViewAbstractPublication PagesscConference Proceedingsconference-collections
Article
Free access

Evaluating titanium SPMD programs on the Tera MTA

Published: 01 January 1999 Publication History
First page of PDF

References

[1]
D.E. Culler et al., Parallel Programming in Split-C, Supercomputing 1993, Portland, Oregon, November 1993.
[2]
K. Yelick et al., Titanium: A High-Performance Java Dialect, ACM 1998 Workshop on Java for High Performance Network Computing, Stanford, CA, February 1998.
[3]
Alverson, G. et al., The Tera Computer System, 1990 ACM International Conference on Supercomputing, Amsterdam, Netherlands, June 1990.
[4]
R. Vuduc, E. Reidy, Microbenchmarking the Tera MTA, http://www.cs.berkeley.edu/~culler/cs2 58-s99/project/tera-bench/report.pdf
[5]
Alverson, G. et al., Exploiting Heterogeneous Parallelism on a Multithreaded Multiprocessor, 1992 ACM International Conference on Supercomputing, Washington, DC, July 1992.
[6]
T.E. Anderson et al., A Case for Networks of Workstations: NOW, IEEE Micro, February 1995.
[7]
G. Pike et al., Parallel 3D Adaptive Mesh Refinement in Titanium, Proceedings of the Ninth SIAM Conference on Parallel Processing for Scientific Computing, March 1999.
[8]
S. Woo, M. Ohara, et al., The SPLASH-2 Program: Characterization and Methological Considerations, Proceedings of the 22 nd International Symposium on Computer Architecture, June 1995, pp. 24-36.
[9]
B. So et al., Measuring the Effectiveness of Automatic Parallelization in SUIF, 1998 ACM International Conference on Supercomputing, July 1998, pp. 212-219.
[10]
S. Muchnick, Advanced Compiler Design and Implementation, ISBN 1-55860-320-4, C 1997 by Morgan Kaufmann Pulishers, Inc., pp. 641-656.
[11]
R. Wilson et al., Efficient Context-sensitive Pointer Analysis for C Programs, ACM 1995 Programming Language Design and Implementation, June 1995, pp. 1- 12.
[12]
R. Hasti et al., Using Static Single Assignment Form to Improve Flow-insensitive Pointer Analysis, ACM 1998 Programming Language Design and Implementation, June 1998, pp. 97-105.
[13]
A. Snavely et al., Multi-processor Performance on the Tera MTA, International Conference of High Performance Computing and Communications, Orlando, FL, November 1998.
[14]
J. Boisseau et al., NAS Benchmarks on the Tera MTA, M-TEAC Workshop, February 1998.
[15]
J. Boisseau et al., CRAY T90 vs. Tera MTA: The Old Champ Faces a New Challenger, Cray User's Group Conference, June 1998.
[16]
A. Snavely et al., Explorations in Symbiosis on two Multithreaded Architectures, M-TEAC99, January 1999.
[17]
L. Carter et al., Performance and Programming Experience on the Tera MTA, SIAM99, March 1999.
[18]
S. Brunett et al., An Initial Evaluation of the Tera Multithreaded Architecture and Programming System Using the C3I Parallel Benchmark Suite, International Conference of High Performance Computing and Communications, Orlando, FL, November 1998.
[19]
S. Bokhari et al., The Tera Multithreaded Architecture and Unstructured Meshes, NASA/CR-1998-208953, ICASE Interim Report No. 33, December 1998.
[20]
G. Blelloch, NESL: A Nested Data-Parallel Language, Carnegie Mellon University Technical Report CMU-CS-95-170, September 1995.
[21]
High Performance Fortran Forum, High Performance Fortran Language Specification, Scientific Programming, vol. 2, no. 1, June 1993.
[22]
J. Schwartz et al., Programming with Sets: An Introduction to SETL, ISBN 0-387-96399-5, ISBN 3-540- 96399-5, 1986 Springer-Verlag New York Inc.
[23]
R. Halstead, MultiLISP: A language for Concurrent Symbolic Computation, ACM Transactions on Programming Languages and Systems, October 1985, pp. 501- 538.
[24]
T. VonEicken, et al., Active Messages: A Mechanism for Integrated Communication and Computation, Proceedings of the 19 th International Symposium on Computer Architecture, Gold Coast, Australia, May 1992, pp. 256-266.

Cited By

View all
  • (2018)GoblinCore-64: A RISC-V Based Architecture for Data Intensive Computing2018 IEEE High Performance extreme Computing Conference (HPEC)10.1109/HPEC.2018.8547560(1-8)Online publication date: Sep-2018

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
SC '99: Proceedings of the 1999 ACM/IEEE conference on Supercomputing
January 1999
1015 pages
ISBN:1581130910
DOI:10.1145/331532
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 January 1999

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

SC '99
Sponsor:

Acceptance Rates

Overall Acceptance Rate 1,516 of 6,373 submissions, 24%

Upcoming Conference

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)51
  • Downloads (Last 6 weeks)11
Reflects downloads up to 11 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2018)GoblinCore-64: A RISC-V Based Architecture for Data Intensive Computing2018 IEEE High Performance extreme Computing Conference (HPEC)10.1109/HPEC.2018.8547560(1-8)Online publication date: Sep-2018

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media